3.14: MIPS16e Instruction Formats

3.14.1: I-type instruction format ................................................................. 44
3.14.2: RI-type instruction format ............................................................... 44
3.14.3: RR-type instruction format ............................................................. 44
3.14.4: RRI-type instruction format ........................................................... 44
3.14.5: RRR-type instruction format .......................................................... 44
3.14.6: RRI-A type instruction format ....................................................... 44
3.14.7: Shift instruction format ................................................................. 44
3.14.8: I8-type instruction format ............................................................. 44
3.14.9: I8_MOVR32 instruction format (used only by the MOVR32 instruction) ......................................................... 45
3.14.10: I8_MOVR32R instruction format (used only by MOV32R instruction) ............................................................. 45
3.14.11: I8_SVRS instruction format (used only by the SAVE and RESTORE instructions) ................................. 45
3.14.12: JAL and JALX instruction format ............................................... 45
3.14.13: EXT-I instruction format ............................................................. 45
3.14.14: ASMACRO instruction format .................................................... 45
3.14.15: EXT-RI instruction format ......................................................... 45
3.14.16: EXT-RRI instruction format ....................................................... 45
3.14.17: EXT-RRI-A instruction format ................................................... 46
3.14.18: EXT-SHIFT instruction format .................................................. 46
3.14.19: EXT-I8 instruction format .......................................................... 46
3.14.20: EXT-I8_SVRS instruction format (used only by the SAVE and RESTORE instructions) ......................... 46

3.15: Instruction Bit Encoding ........................................................................ 46
3.16: MIPS16e Instruction Stream Organization and Endianness .................. 49
3.17: MIPS16e Instruction Fetch Restrictions ............................................. 50

Chapter 4: The MIPS16e™ ASE Instruction Set ............................................. 52

4.1: MIPS16e™ Instruction Descriptions .................................................. 52
4.1.1: Pseudocode Functions Specific to MIPS16e™ ................................. 52
ADDIU ......................................................................................................... 53
ADDIU ......................................................................................................... 54
ADDIU ......................................................................................................... 55
ADDIU ......................................................................................................... 56
ADDIU ......................................................................................................... 57
ADDIU ......................................................................................................... 58
ADDIU ......................................................................................................... 59
ADDIU ......................................................................................................... 60
ADDIU ......................................................................................................... 61
ADDIU ......................................................................................................... 62
ADDIU ......................................................................................................... 63
ADD ............................................................................................................. 64
ASMACRO ................................................................................................. 65
B .................................................................................................................. 66
B .................................................................................................................. 67
BEQZ .......................................................................................................... 68
BEQZ .......................................................................................................... 69
BNEZ .......................................................................................................... 70
BNEZ .......................................................................................................... 71
BREAK ......................................................................................................... 72
BTEQZ ......................................................................................................... 73
BTEQZ ......................................................................................................... 74
BTNEZ ......................................................................................................... 75
BTNEZ ......................................................................................................... 76
CMP ........................................................................................................... 77
<table>
<thead>
<tr>
<th>Instruction</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>CMPI</td>
<td>78</td>
</tr>
<tr>
<td>CMPI</td>
<td>79</td>
</tr>
<tr>
<td>DIV</td>
<td>80</td>
</tr>
<tr>
<td>DIVU</td>
<td>82</td>
</tr>
<tr>
<td>JAL</td>
<td>83</td>
</tr>
<tr>
<td>JALR</td>
<td>84</td>
</tr>
<tr>
<td>JALRC</td>
<td>85</td>
</tr>
<tr>
<td>JALX</td>
<td>86</td>
</tr>
<tr>
<td>JALX</td>
<td>87</td>
</tr>
<tr>
<td>JR</td>
<td>88</td>
</tr>
<tr>
<td>JR</td>
<td>89</td>
</tr>
<tr>
<td>JRC</td>
<td>90</td>
</tr>
<tr>
<td>JRC</td>
<td>91</td>
</tr>
<tr>
<td>LB</td>
<td>92</td>
</tr>
<tr>
<td>LB</td>
<td>93</td>
</tr>
<tr>
<td>LBU</td>
<td>94</td>
</tr>
<tr>
<td>LBU</td>
<td>95</td>
</tr>
<tr>
<td>LH</td>
<td>96</td>
</tr>
<tr>
<td>LH</td>
<td>97</td>
</tr>
<tr>
<td>LHU</td>
<td>98</td>
</tr>
<tr>
<td>LHU</td>
<td>99</td>
</tr>
<tr>
<td>LI</td>
<td>100</td>
</tr>
<tr>
<td>LI</td>
<td>101</td>
</tr>
<tr>
<td>LW</td>
<td>102</td>
</tr>
<tr>
<td>LW</td>
<td>103</td>
</tr>
<tr>
<td>LW</td>
<td>104</td>
</tr>
<tr>
<td>LW</td>
<td>105</td>
</tr>
<tr>
<td>LW</td>
<td>106</td>
</tr>
<tr>
<td>LW</td>
<td>106</td>
</tr>
<tr>
<td>LW</td>
<td>107</td>
</tr>
<tr>
<td>MFHI</td>
<td>108</td>
</tr>
<tr>
<td>MFLO</td>
<td>109</td>
</tr>
<tr>
<td>MOVE</td>
<td>110</td>
</tr>
<tr>
<td>MOVE</td>
<td>111</td>
</tr>
<tr>
<td>MULT</td>
<td>112</td>
</tr>
<tr>
<td>MULTU</td>
<td>113</td>
</tr>
<tr>
<td>NEG</td>
<td>114</td>
</tr>
<tr>
<td>NOP</td>
<td>115</td>
</tr>
<tr>
<td>NOT</td>
<td>116</td>
</tr>
<tr>
<td>OR</td>
<td>117</td>
</tr>
<tr>
<td>RESTORE</td>
<td>118</td>
</tr>
<tr>
<td>RESTORE</td>
<td>120</td>
</tr>
<tr>
<td>SAVE</td>
<td>123</td>
</tr>
<tr>
<td>SAVE</td>
<td>125</td>
</tr>
<tr>
<td>SB</td>
<td>129</td>
</tr>
<tr>
<td>SB</td>
<td>130</td>
</tr>
<tr>
<td>SDBBP</td>
<td>131</td>
</tr>
<tr>
<td>SEB</td>
<td>132</td>
</tr>
<tr>
<td>SEH</td>
<td>133</td>
</tr>
<tr>
<td>SH</td>
<td>134</td>
</tr>
<tr>
<td>SH</td>
<td>135</td>
</tr>
<tr>
<td>SLL</td>
<td>136</td>
</tr>
<tr>
<td>SLL</td>
<td>137</td>
</tr>
<tr>
<td>SLLV</td>
<td>138</td>
</tr>
<tr>
<td>Instruction</td>
<td>Page</td>
</tr>
<tr>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>SLT</td>
<td>139</td>
</tr>
<tr>
<td>SLTI</td>
<td>140</td>
</tr>
<tr>
<td>SLTIU</td>
<td>141</td>
</tr>
<tr>
<td>SLTIU</td>
<td>142</td>
</tr>
<tr>
<td>SLTU</td>
<td>143</td>
</tr>
<tr>
<td>SRA</td>
<td>144</td>
</tr>
<tr>
<td>SRA</td>
<td>145</td>
</tr>
<tr>
<td>SRAV</td>
<td>146</td>
</tr>
<tr>
<td>SRL</td>
<td>147</td>
</tr>
<tr>
<td>SRL</td>
<td>148</td>
</tr>
<tr>
<td>SRL</td>
<td>149</td>
</tr>
<tr>
<td>SRLV</td>
<td>150</td>
</tr>
<tr>
<td>SUBU</td>
<td>151</td>
</tr>
<tr>
<td>SW</td>
<td>152</td>
</tr>
<tr>
<td>SW</td>
<td>153</td>
</tr>
<tr>
<td>SW</td>
<td>154</td>
</tr>
<tr>
<td>SW</td>
<td>155</td>
</tr>
<tr>
<td>SW</td>
<td>156</td>
</tr>
<tr>
<td>SW</td>
<td>157</td>
</tr>
<tr>
<td>XOR</td>
<td>158</td>
</tr>
<tr>
<td>ZEB</td>
<td>159</td>
</tr>
<tr>
<td>ZEH</td>
<td>160</td>
</tr>
</tbody>
</table>

Appendix A: Revision History ................................................................. 162
Figures

Figure 2.1: Example of Instruction Description ....................................................................................................... 17
Figure 2.2: Example of Instruction Fields................................................................................................................ 18
Figure 2.3: Example of Instruction Descriptive Name and Mnemonic ................................................................. 18
Figure 2.4: Example of Instruction Format ............................................................................................................... 18
Figure 2.5: Example of Instruction Purpose ............................................................................................................ 19
Figure 2.6: Example of Instruction Description ....................................................................................................... 19
Figure 2.7: Example of Instruction Restrictions ....................................................................................................... 20
Figure 2.8: Example of Instruction Operation ........................................................................................................... 20
Figure 2.9: Example of Instruction Exception .......................................................................................................... 20
Figure 2.10: Example of Instruction Programming Notes ........................................................................................... 21
Figure 2.11: COP_LW Pseudocode Function .......................................................................................................... 22
Figure 2.12: COP_LD Pseudocode Function ........................................................................................................... 22
Figure 2.13: COP_SW Pseudocode Function ........................................................................................................... 22
Figure 2.14: COP_SD Pseudocode Function ........................................................................................................... 23
Figure 2.15: CoprocessorOperation Pseudocode Function ....................................................................................... 23
Figure 2.16: AddressTranslation Pseudocode Function ............................................................................................ 23
Figure 2.17: LoadMemory Pseudocode Function ................................................................................................... 24
Figure 2.18: StoreMemory Pseudocode Function ................................................................................................... 24
Figure 2.19: Prefetch Pseudocode Function ............................................................................................................ 25
Figure 2.20: SyncOperation Pseudocode Function ................................................................................................ 26
Figure 2.21: ValueFPR Pseudocode Function ........................................................................................................ 26
Figure 2.22: StoreFPR Pseudocode Function .......................................................................................................... 27
Figure 2.23: CheckFPException Pseudocode Function ............................................................................................. 28
Figure 2.24: FPConditionCode Pseudocode Function ............................................................................................. 28
Figure 2.25: SetFPConditionCode Pseudocode Function .......................................................................................... 28
Figure 2.26: SignalException Pseudocode Function ................................................................................................. 29
Figure 2.27: SignalDebugBreakpointException Pseudocode Function ................................................................. 29
Figure 2.28: SignalDebugModeBreakpointException Pseudocode Function ......................................................... 29
Figure 2.29: NullifyCurrentInstruction Pseudocode Function .................................................................................. 30
Figure 2.30: JumpDelaySlot Pseudocode Function ................................................................................................ 30
Figure 2.31: PolyMult Pseudocode Function .......................................................................................................... 30
Figure 4-1: Xlat Pseudocode Function ............................................................................................................... 52
Tables

Table 1.1: Symbols Used in Instruction Operation Statements................................................................. 12
Table 2.1: AccessLength Specifications for Loads/Stores ......................................................................... 25
Table 3.1: MIPS16e General-Purpose Registers.......................................................................................... 34
Table 3.2: MIPS16e Special-Purpose Registers............................................................................................ 34
Table 3.3: ISA Mode Bit Encodings ........................................................................................................... 35
Table 3.4: MIPS16e Load and Store Instructions .......................................................................................... 37
Table 3.5: MIPS16e Save and Restore Instructions ....................................................................................... 37
Table 3.6: MIPS16e ALU Immediate Instructions ......................................................................................... 38
Table 3.7: MIPS16e Arithmetic One, Two or Three Operand Register Instructions ....................................... 38
Table 3.8: MIPS16e Special Instructions ...................................................................................................... 38
Table 3.9: MIPS16e Multiply and Divide Instructions .................................................................................... 38
Table 3.10: MIPS16e Jump and Branch Instructions ...................................................................................... 39
Table 3.11: MIPS16e Shift Instructions ........................................................................................................ 39
Table 3.12: Implementation-Definable Macro Instructions ............................................................................ 39
Table 3.13: PC-Relative MIPS16e Instructions ............................................................................................. 39
Table 3.14: PC-Relative Base Used for Address Calculation .......................................................................... 40
Table 3.15: MIPS16e Extensible Instructions ............................................................................................... 41
Table 3.16: MIPS16e Instruction Fields ....................................................................................................... 42
Table 3.17: Symbols Used in the Instruction Encoding Tables ....................................................................... 46
Table 3.18: MIPS16e Encoding of the Opcode Field ..................................................................................... 47
Table 3.19: MIPS16e JAL(X) Encoding of the x Field .................................................................................. 48
Table 3.20: MIPS16e SHIFT Encoding of the f Field .................................................................................. 48
Table 3.21: MIPS16e RRI-A Encoding of the f Field .................................................................................. 48
Table 3.22: MIPS16e I8 Encoding of the funct Field .................................................................................. 48
Table 3.23: MIPS16e RRR Encoding of the f Field .................................................................................. 48
Table 3.24: MIPS16e RR Encoding of the Funct Field ................................................................................ 49
Table 3.25: MIPS16e I8 Encoding of the s Field when funct=SVRS ............................................................. 49
Table 3.26: MIPS16e RR Encoding of the ry Field when funct=J(AL)R(C) ..................................................... 49
Table 3.27: MIPS16e RR Encoding of the ry Field when funct=CNVT ........................................................ 49
Chapter 1

About This Book

The MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e™ Application-Specific Extension to the MIPS32® Architecture comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS32® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS32™ Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS32® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS32™ instruction set
- Volume III describes the MIPS32® and microMIPS32™ Privileged Resource Architecture which defines an governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e™ Application-Specific Extension to the MIPS32® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX™ Application-Specific Extension to the MIPS64® Architecture an microMIPS64™. It is not applicable to the MIPS32® document set nor the microMIPS32™ document set. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architectur
- Volume IV-d describes the SmartMIPS® Application-Specific Extension to the MIPS32® Architecture and th microMIPS32™ Architecture.
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architectur
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

1.1 Typographical Conventions

This section describes the use of italic, bold and courier fonts in this book.
1.1.1 Italic Text

• is used for emphasis

• is used for bits, fields, registers, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various floating point instruction formats, such as S, D, and PS

• is used for the memory access types, such as cached and uncached

1.1.2 Bold Text

• represents a term that is being defined

• is used for bits and fields that are important from a hardware perspective (for instance, register bits, which are not programmable but accessible only to hardware)

• is used for ranges of numbers; the range is indicated by an ellipsis. For instance, 5..1 indicates numbers 5 through 1

• is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

1.2 UNPREDICTABLE and UNDEFINED

The terms UNPREDICTABLE and UNDEFINED are used throughout this book to describe the behavior of the processor in certain cases. UNDEFINED behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause UNDEFINED behavior or operations. Conversely, both privileged and unprivileged software can cause UNPREDICTABLE results or operations.

1.2.1 UNPREDICTABLE

UNPREDICTABLE results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are UNPREDICTABLE. UNPREDICTABLE operations may cause a result to be generated or not. If a result is generated, it is UNPREDICTABLE. UNPREDICTABLE operations may cause arbitrary exceptions.

UNPREDICTABLE results or operations have several implementation restrictions:

• Implementations of operations generating UNPREDICTABLE results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

• UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process
1.3 Special Symbols in Pseudocode Notation

- **UNPREDICTABLE** operations must not halt or hang the processor

### 1.2.2 UNDEFINED

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

**UNDEFINED** operations or behavior has one implementation restriction:

- **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

### 1.2.3 UNSTABLE

**UNSTABLE** results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

**UNSTABLE** values have one implementation restriction:

- Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

### 1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in **Table 1.1**.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>←</td>
<td>Assignment</td>
</tr>
<tr>
<td>=, ≠</td>
<td>Tests for equality and inequality</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>x^y</td>
<td>A y-bit string formed by y copies of the single-bit value x</td>
</tr>
<tr>
<td>b#n</td>
<td>A constant value n in base b. For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the &quot;b#&quot; prefix is omitted, the default base is 10.</td>
</tr>
<tr>
<td>0bn</td>
<td>A constant value n in base 2. For instance 0b100 represents the binary value 100 (decimal 4).</td>
</tr>
<tr>
<td>0xn</td>
<td>A constant value n in base 16. For instance 0x100 represents the hexadecimal value 100 (decimal 256).</td>
</tr>
<tr>
<td>x_y z</td>
<td>Selection of bits y through z of bit string x. Little-endian bit notation (rightmost bit is 0) is used. If y is less than z, this expression is an empty (zero length) bit string.</td>
</tr>
<tr>
<td>+, −</td>
<td>2’s complement or floating point arithmetic: addition, subtraction</td>
</tr>
</tbody>
</table>
Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>*, x</td>
<td>2’s complement or floating point multiplication (both used for either)</td>
</tr>
<tr>
<td>div</td>
<td>2’s complement integer division</td>
</tr>
<tr>
<td>mod</td>
<td>2’s complement modulo</td>
</tr>
<tr>
<td>/</td>
<td>Floating point division</td>
</tr>
<tr>
<td>&lt;</td>
<td>2’s complement less-than comparison</td>
</tr>
<tr>
<td>&gt;</td>
<td>2’s complement greater-than comparison</td>
</tr>
<tr>
<td>≤</td>
<td>2’s complement less-than or equal comparison</td>
</tr>
<tr>
<td>≥</td>
<td>2’s complement greater-than or equal comparison</td>
</tr>
<tr>
<td>nor</td>
<td>Bitwise logical NOR</td>
</tr>
<tr>
<td>xor</td>
<td>Bitwise logical XOR</td>
</tr>
<tr>
<td>and</td>
<td>Bitwise logical AND</td>
</tr>
<tr>
<td>or</td>
<td>Bitwise logical OR</td>
</tr>
<tr>
<td>not</td>
<td>Bitwise inversion</td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td>Logical (non-Bitwise) AND</td>
</tr>
<tr>
<td>&lt;&lt;</td>
<td>Logical Shift left (shift in zeros at right-hand-side)</td>
</tr>
<tr>
<td>&gt;&gt;</td>
<td>Logical Shift right (shift in zeros at left-hand-side)</td>
</tr>
</tbody>
</table>

GPRLEN The length in bits (32 or 64) of the CPU general-purpose registers

GPR[x] CPU general-purpose register x. The content of GPR[0] is always zero. In Release 2 of the Architecture, GPR[x] is a short-hand notation for SGPR[SRSCtlCSS, x].

SGPR[s,x] In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose registers may be implemented. SGPR[s,x] refers to GPR set s, register x.

FPR[x] Floating Point operand register x

FCC[CC] Floating Point condition code CC. FCC[0] has the same value as COC[1].

FPR[x] Floating Point (Coprocessor unit 1), general register x

CPR[z,x,s] Coprocessor unit z, general register x, select s

CP2CPR[x] Coprocessor unit 2, general register x

CCR[z,x] Coprocessor unit z, control register x

CP2CCR[x] Coprocessor unit 2, control register x

COC[z] Coprocessor unit z condition signal

Xlat[x] Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number

BigEndianMem Endian mode as configured at chip reset (0 → Little-Endian, 1 → Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.

BigEndianCPU The endianness for load and store instructions (0 → Little-Endian, 1 → Big-Endian). In User mode, this endianness may be switched by setting the RE bit in the Status register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).

ReverseEndian Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the RE bit of the Status register. Thus, ReverseEndian may be computed as (SRRE and User mode).
1.3 Special Symbols in Pseudocode Notation

Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>LLbit</td>
<td>Bit of virtual state used to specify operation for instructions that provide atomic read-modify-write. LLbit is set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.</td>
</tr>
<tr>
<td>I, I+n, I-n</td>
<td>This occurs as a prefix to Operation description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to “execute.” Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of I. Sometimes effects of an instruction appear to occur earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction I, in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction operation description that writes the result register in a section labeled I+n. The effect of pseudocode statements for the current instruction labeled I+n appears to occur “at the same time” as the effect of pseudocode statements labeled I for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur “at the same time,” there is no defined order. Programs must not depend on a particular order of evaluation between such sections.</td>
</tr>
<tr>
<td>PC</td>
<td>The Program Counter value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to PC during an instruction time. If no value is assigned to PC during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruction) or 4 before the next instruction time. A taken branch assigns the target address to the PC during the instruction time of the instruction in the branch delay slot. In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. The PC value contains a full 32-bit address all of which are significant during a memory reference.</td>
</tr>
<tr>
<td>ISA Mode</td>
<td>In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architectures, the ISA Mode is a single-bit register that determines in which mode the processor is executing, as follows:</td>
</tr>
<tr>
<td>Encoding</td>
<td>Meaning</td>
</tr>
<tr>
<td>---------</td>
<td>---------</td>
</tr>
<tr>
<td>0</td>
<td>The processor is executing 32-bit MIPS instructions</td>
</tr>
<tr>
<td>1</td>
<td>The processor is executing MIIPS16e or microMIPS instructions</td>
</tr>
<tr>
<td>PABITS</td>
<td>The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be (2^{PABITS} = 2^{36}) bytes.</td>
</tr>
<tr>
<td>FP32RegistersMode</td>
<td>Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). The FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case FP32RegistersMode is computed from the FR bit in the Status register. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. The value of FP32RegistersMode is computed from the FR bit in the Status register.</td>
</tr>
</tbody>
</table>
1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: [http://www.mips.com](http://www.mips.com)

For comments or questions on the MIPS32® Architecture or this document, send Email to support@mips.com.

### Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>InstructionInBranchDelaySlot</td>
<td>Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the <em>dynamic</em> state of the instruction, not the <em>static</em> state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.</td>
</tr>
<tr>
<td>SignalException(exception, argument)</td>
<td>Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument. Control does not return from this pseudocode function—the exception is signaled at the point of the call.</td>
</tr>
</tbody>
</table>
Chapter 2

Guide to the Instruction Set

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

2.1 Understanding the Instruction Fields

Figure 2.1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- “Instruction Fields” on page 17
- “Instruction Descriptive Name and Mnemonic” on page 18
- “Format Field” on page 18
- “Purpose Field” on page 19
- “Description Field” on page 19
- “Restrictions Field” on page 19
- “Operation Field” on page 20
- “Exceptions Field” on page 20
- “Programming Notes and Implementation Notes Fields” on page 21
2.1.1 Instruction Fields
Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2.2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.
- All variable fields are listed with the lowercase names used in the instruction description (rs, rt, and rd in Figure 2.2).
- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2.2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

### 2.1.2 Instruction Descriptive Name and Mnemonic

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2.3.

### 2.1.3 Format Field

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition as later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see [C.cond fmt]). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example “MIPS32” is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the ADD fmt instruction lists both ADD.S and ADD.D.
The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

### 2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

**Figure 2.5 Example of Instruction Purpose**

<table>
<thead>
<tr>
<th>Purpose: Add Word</th>
</tr>
</thead>
<tbody>
<tr>
<td>To add 32-bit integers. If an overclock occurs, then trap.</td>
</tr>
</tbody>
</table>

### 2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

**Figure 2.6 Example of Instruction Description**

<table>
<thead>
<tr>
<th>Description: GPR[rd] ← GPR[rs] + GPR[rt]</th>
</tr>
</thead>
<tbody>
<tr>
<td>The 32-bit word value in GPR <em>rt</em> is added to the 32-bit value in GPR <em>rs</em> to produce a 32-bit result.</td>
</tr>
<tr>
<td>• If the addition results in 32-bit 2’s complement arithmetic overclock, the destination register is not modified and an Integer Overclock exception occurs.</td>
</tr>
<tr>
<td>• If the addition does not overclock, the 32-bit result is placed into GPR <em>rd</em>.</td>
</tr>
</tbody>
</table>

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. “GPR *rt*” is CPU general-purpose register specified by the instruction field *rt*. “FPR *fs*” is the floating point operand register specified by the instruction field *fs*. “CP1 register *fd*” is the coprocessor 1 general register specified by the instruction field *fd*. “FCSR” is the floating point Control/Status register.

### 2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point ADD fmt)
- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see ALNV.PS)
- Valid operand formats (for example, see floating point ADD fmt)
• Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).

• Valid memory access types (for example, see LL/SC)

**Figure 2.7 Example of Instruction Restrictions**

Restrictions:
None

### 2.1.7 Operation Field

The Operation field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the Description section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

**Figure 2.8 Example of Instruction Operation**

```
Operation:
temp ← (GPR[rs]31||GPR[rs]31..0) + (GPR[rt]31||GPR[rt]31..0)
if temp32 ≠ temp31 then
    SignalException(IntegerOverflow)
else
    GPR[rd] ← temp
endif
```

See 2.2 “Operation Section Notation and Functions” on page 21 for more information on the formal notation used here.

### 2.1.8 Exceptions Field

The Exceptions field lists the exceptions that can be caused by Operation of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

**Figure 2.9 Example of Instruction Exception**

Exceptions:
Integer Overflow

An instruction may cause implementation-dependent exceptions that are not present in the Exceptions section.
2.1.9 Programming Notes and Implementation Notes Fields

The Notes sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

**Figure 2.10 Example of Instruction Programming Notes**

<table>
<thead>
<tr>
<th>Programming Notes:</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDU performs the same arithmetic operation but does not trap on overflow.</td>
</tr>
</tbody>
</table>

2.2 Operation Section Notation and Functions

In an instruction description, the Operation section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- “Instruction Execution Ordering” on page 21
- “Pseudocode Functions” on page 21

2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the Operations section are executed sequentially (except as constrained by conditional and loop constructs).

2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- “Coprocessor General Register Access Functions” on page 21
- “Memory Operation Functions” on page 23
- “Floating Point Functions” on page 26
- “Miscellaneous Functions” on page 29

2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.
2.2 Operation Section Notation and Functions

**COP_LW**

The COP_LW function defines the action taken by coprocessor \( z \) when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register \( rt \).

**Figure 2.11 COP_LW Pseudocode Function**

```plaintext
COP_LW (z, rt, memword)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  memword: A 32-bit word value supplied to the coprocessor
  /* Coprocessor-dependent action */
endfunction COP_LW
```

**COP_LD**

The COP_LD function defines the action taken by coprocessor \( z \) when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register \( rt \).

**Figure 2.12 COP_LD Pseudocode Function**

```plaintext
COP_LD (z, rt, memdouble)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  memdouble: 64-bit doubleword value supplied to the coprocessor.
  /* Coprocessor-dependent action */
endfunction COP_LD
```

**COP_SW**

The COP_SW function defines the action taken by coprocessor \( z \) to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register \( rt \).

**Figure 2.13 COP_SW Pseudocode Function**

```plaintext
dataword ← COP_SW (z, rt)
  z: The coprocessor unit number
  rt: Coprocessor general register specifier
  dataword: 32-bit word value
  /* Coprocessor-dependent action */
endfunction COP_SW
```

**COP_SD**

The COP_SD function defines the action taken by coprocessor \( z \) to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register \( rt \).
Figure 2.14 COP_SD Pseudocode Function

```plaintext
data double ← COP_SD (z, rt)
z: The coprocessor unit number
rt: Coprocessor general register specifier
data double: 64-bit doubleword value

/* Coprocessor-dependent action */
endfunction COP_SD
```

CoprocesorOperation

The CoprocessorOperation function performs the specified Coprocessor operation

```plaintext
CoprocessorOperation (z, cop_fun)
/* z: Coprocessor unit number */
/* cop_fun: Coprocessor function from function field of instruction */
/* Transmit the cop_fun value to coprocessor z */
endfunction CoprocessorOperation
```

2.2.2.2 Memory Operation Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte

In the Operation pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the AccessLength field. The valid constant names and values are shown in Table 2.1. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the AccessLength and the two or three low-order bits of the address.

AddressTranslation

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address vAddr, and whether the reference is to Instructions or Data (IorD), find the corresponding physical address (pAddr) and the cacheability and coherency attribute (CCA) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and CCA are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

```plaintext
(pAddr, CCA) ← AddressTranslation (vAddr, IorD, LorS)
/* pAddr: physical address */
/* CCA: Cacheability&Coherency Attribute, the method used to access caches */
```
2.2 Operation Section Notation and Functions

/* and memory and resolve the reference */
/* vAddr: virtual address */
/* IorD: Indicates whether access is for INSTRUCTION or DATA */
/* LorS: Indicates whether access is for LOAD or STORE */

/* See the address translation description for the appropriate MMU */
/* type in Volume III of this book for the exact translation mechanism */

endfunction AddressTranslation

LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (CCA) and the access (IorD) to find the contents of AccessLength memory bytes, starting at physical location pAddr. The data is returned in a fixed-width naturally aligned memory element (MemElem). The low-order 2 (or 3) bits of the address and the AccessLength indicate which of the bytes within MemElem need to be passed to the processor. If the memory access type of the reference is uncached, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is cached but the data is not present in cache, an implementation-specific size and alignment block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

Figure 2.17 LoadMemory Pseudocode Function

MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)

/* MemElem: Data is returned in a fixed width with a natural alignment. The */
/* width is the same size as the CPU general-purpose register, */
/* 32 or 64 bits, aligned on a 32- or 64-bit boundary, */
/* respectively. */
/* CCA: Cacheability&CoherencyAttribute=method used to access caches */
/* and memory and resolve the reference */

/* AccessLength: Length, in bytes, of access */
/* pAddr: physical address */
/* vAddr: virtual address */
/* IorD: Indicates whether access is for Instructions or Data */

endfunction LoadMemory

StoreMemory

The StoreMemory function stores a value to memory.

The specific data is stored into the physical location pAddr using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (CCA). The MemElem contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of pAddr and the AccessLength field indicate which of the bytes within the MemElem data should be stored; only these bytes in memory will actually be changed.

Figure 2.18 StoreMemory Pseudocode Function

StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)
Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

Figure 2.19 Prefetch Pseudocode Function

Prefetch (CCA, pAddr, vAddr, DATA, hint)

Table 2.1 lists the data access lengths and their labels for loads and stores.

Table 2.1 AccessLength Specifications for Loads/Stores

<table>
<thead>
<tr>
<th>AccessLength Name</th>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>DOUBLEWORD</td>
<td>7</td>
<td>8 bytes (64 bits)</td>
</tr>
<tr>
<td>SEPTBYTE</td>
<td>6</td>
<td>7 bytes (56 bits)</td>
</tr>
<tr>
<td>SextIBYTE</td>
<td>5</td>
<td>6 bytes (48 bits)</td>
</tr>
<tr>
<td>QUINTIBYTE</td>
<td>4</td>
<td>5 bytes (40 bits)</td>
</tr>
<tr>
<td>WORD</td>
<td>3</td>
<td>4 bytes (32 bits)</td>
</tr>
<tr>
<td>TRIPLEBYTE</td>
<td>2</td>
<td>3 bytes (24 bits)</td>
</tr>
<tr>
<td>HALFWORD</td>
<td>1</td>
<td>2 bytes (16 bits)</td>
</tr>
<tr>
<td>BYTE</td>
<td>0</td>
<td>1 byte (8 bits)</td>
</tr>
</tbody>
</table>

SyncOperation

The SyncOperation function orders loads and stores to synchronize shared memory.
This action makes the effects of the synchronizable loads and stores indicated by \textit{stype} occur in the same order for all processors.

\textbf{Figure 2.20 SyncOperation Pseudocode Function}

\begin{verbatim}
SyncOperation(stype)

   /* stype: Type of load/store ordering to perform. */
   /* Perform implementation-dependent operation to complete the */
   /* required synchronization operation */

endfunction SyncOperation
\end{verbatim}

\subsection*{2.2.2.3 Floating Point Functions}

The pseudocode shown in below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

\begin{verbatim}
ValueFPR

The ValueFPR function returns a formatted value from the floating point registers.

\textbf{Figure 2.21 ValueFPR Pseudocode Function}

\begin{verbatim}
value \leftarrow ValueFPR(fpr, fmt)

   /* value: The formatted value from the FPR */
   /* fpr: The FPR number */
   /* fmt: The format of the data, one of: */
   /*    S, D, W, L, PS, */
   /*    OB, QH, */
   /*    UNINTERPRETED_WORD, */
   /*    UNINTERPRETED_DOUBLEWORD */
   /* The UNINTERPRETED values are used to indicate that the datatype */
   /* is not known as, for example, in SWC1 and SDC1 */

   case fmt of
       S, W, UNINTERPRETED_WORD:
           valueFPR \leftarrow FPR[fpr]
       D, UNINTERPRETED_DOUBLEWORD:
           if (FP32RegistersMode = 0)
               if (fpr \neq 0) then
                   valueFPR \leftarrow UNPREDICTABLE
               else
                   valueFPR \leftarrow FPR[fpr+1]_{31..0} || FPR[fpr]_{31..0}
               endif
           else
               valueFPR \leftarrow FPR[fpr]
           endif
       L, PS:
           if (FP32RegistersMode = 0) then
               valueFPR \leftarrow UNPREDICTABLE
           \endverbatim

\end{verbatim}
else
    valueFPR ← FPR[fpr]
endif

DEFAULT:
    valueFPR ← UNPREDICTABLE
endcase
endfunction ValueFPR

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

StoreFPR

Figure 2.22 StoreFPR Pseudocode Function

StoreFPR (fpr, fmt, value)

/* fpr: The FPR number */
/* fmt: The format of the data, one of: */
/* S, D, W, L, PS, */
/* OB, QH, */
/* UNINTERPRETED_WORD, */
/* UNINTERPRETED_DOUBLEWORD */
/* value: The formatted value to be stored into the FPR */

/* The UNINTERPRETED values are used to indicate that the datatype */
/* is not known as, for example, in LWC1 and LDC1 */

case fmt of
    S, W, UNINTERPRETED_WORD:
        FPR[fpr] ← value
    D, UNINTERPRETED_DOUBLEWORD:
        if (FP32RegistersMode = 0)
            if (fpr0 ≠ 0) then
                UNPREDICTABLE
            else
                FPR[fpr] ← UNPREDICTABLE || value31..0
                FPR[fpr+1] ← UNPREDICTABLE || value63..32
            endif
        else
            FPR[fpr] ← value
        endif
    L, PS:
        if (FP32RegistersMode = 0) then
            UNPREDICTABLE
        else
            FPR[fpr] ← value
        endif
endcase
The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

**CheckFPException**

Figure 2.23 CheckFPException Pseudocode Function

```
CheckFPException()
/* A floating point exception is signaled if the E bit of the Cause field is a 1 */
/* (Unimplemented Operations have no enable) or if any bit in the Cause field */
/* and the corresponding bit in the Enable field are both 1 */
if ( (FCSR_17 = 1) or
    ((FCSR_16..12 and FCSR_11..7) ≠ 0))
  then
    SignalException(FloatingPointException)
endif
endfunction CheckFPException
```

**FPConditionCode**

The FPConditionCode function returns the value of a specific floating point condition code.

Figure 2.24 FPConditionCode Pseudocode Function

```
fp ← FPConditionCode(cc)
/* tf: The value of the specified condition code */
/* cc: The Condition code number in the range 0..7 */
if cc = 0 then
  FPConditionCode ← FCSR_23
else
  FPConditionCode ← FCSR_24+cc
endif
endfunction FPConditionCode
```

**SetFPConditionCode**

The SetFPConditionCode function writes a new value to a specific floating point condition code.

Figure 2.25 SetFPConditionCode Pseudocode Function

```
SetFPConditionCode(cc, tf)
if cc = 0 then
  FCSR ← FCSR_31..24 || tf || FCSR_22..0
else
  FCSR ← FCSR_31..25+cc || tf || FCSR_23+cc..0
endif
endfunction SetFPConditionCode
2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

**SignalException**

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.26 SignalException Pseudocode Function**

```plaintext
SignalException(Exception, argument)

/* Exception: The exception condition that exists. */
/* argument: A exception-dependent argument, if any */
endfunction SignalException
```

**SignalDebugBreakpointException**

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.27 SignalDebugBreakpointException Pseudocode Function**

```plaintext
SignalDebugBreakpointException()
endfunction SignalDebugBreakpointException
```

**SignalDebugModeBreakpointException**

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.28 SignalDebugModeBreakpointException Pseudocode Function**

```plaintext
SignalDebugModeBreakpointException()
endfunction SignalDebugModeBreakpointException
```

**NullifyCurrentInstruction**

The NullifyCurrentInstruction function nullifies the current instruction

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.
2.3 Op and Function Subfield Notation

Figure 2.29 NullifyCurrentInstruction PseudoCode Function

```c
NullifyCurrentInstruction()
endfunction NullifyCurrentInstruction
```

**JumpDelaySlot**

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at vAddr is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

Figure 2.30 JumpDelaySlot Pseudocode Function

```c
JumpDelaySlot(vAddr)
    /* vAddr:Virtual address */
endfunction JumpDelaySlot
```

**PolyMult**

The PolyMult function multiplies two binary polynomial coefficients

Figure 2.31 PolyMult Pseudocode Function

```c
PolyMult(x, y)
    temp ← 0
    for i in 0 .. 31
        if x_i = 1 then
            temp ← temp xor (y(31-i)..0 || 0^i)
        endif
    endfor
    PolyMult ← temp
endfunction PolyMult
```

2.3 Op and Function Subfield Notation

In some instructions, the instruction subfield op and function can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction op=COP1 and function=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfield in an instruction format (such as fs, ft, immediate, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, rs=base in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.
Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See “Op and Function Subfield Notation” on page 30 for a description of the op and function subfields.
The MIPS16e™ Application-Specific Extension to the MIPS32® Architecture

This chapter describes the purpose and key features of the MIPS16e™ Application-Specific Extension (ASE) to the MIPS32® Architecture. The MIPS16e ASE is an enhancement to the previous MIPS16™ ASE which provides additional instructions to improve the compaction of the code.

3.1 Base Architecture Requirements

The MIPS16e ASE requires the following base architecture support:

- The MIPS32 or MIPS64 Architecture: The MIPS16e ASE requires a compliant implementation of the MIPS32 or MIPS64 Architecture.

3.2 Software Detection of the ASE

Software may determine if the MIPS16e ASE is implemented by checking the state of the CA bit in the \textit{Config1 CP0} register.

3.3 Compliance and Subsetting

There are no instruction subsets of the MIPS16e ASE to the MIPS64 Architecture — all MIPS16e instructions must be implemented. Specifically, this means that the original MIPS16 ASE is not an allowable subset of the MIPS16e ASE. For the MIPS16e ASE to the MIPS32 Architecture, the instructions which require a 64-bit processor are not implemented and execution of such an instruction must cause a Reserved Instruction exception.

3.4 MIPS16e Overview

The MIPS16e ASE allows embedded designs to substantially reduce system cost by reducing overall memory requirements. The MIPS16e ASE is compatible with any combination of the MIPS32 or MIPS64 Architectures, and existing MIPS binaries can be run without modification on any embedded processor implementing the MIPS16e ASE.

The MIPS16e ASE must be implemented as part of a MIPS based host processor that includes an implementation of the MIPS Privileged Resource Architecture, and the other components in a typical MIPS based system.

This volume describes only the MIPS16e ASE, and does not include information about any specific hardware implementation such as processor-specific details, because these details may vary with implementation. For this information, please refer to the specific processor's user manual.

This chapter presents specific information about the following topics:
3.5 MIPS16e ASE Features

The MIPS16e ASE includes the following features:

- allows MIPS16e instructions to be intermixed with existing MIPS instruction binaries
- is compatible with the MIPS32 and MIPS64 instruction sets
- allows switching between MIPS16e and 32-bit MIPS Mode
- supports 8, 16, 32, and 64-bit data types (64-bit only in conjunction with MIPS64)
- defines eight general-purpose registers, as well as a number of special-purpose registers
- defines special instructions to increase code density (Extend, PC-relative instructions)

The MIPS16e ASE contains some instructions that are available on MIPS64 host processors only. These instructions must cause a Reserved Instruction exception on 32-bit processors, or on 64-bit processors on which 64-bit operations have not been enabled.

3.6 MIPS16e Register Set

The MIPS16e register set is listed in Table 3.1 and Table 3.2. This register set is a true subset of the register set available in 32-bit mode; the MIPS16e ASE can directly access 8 of the 32 registers available in 32-bit mode.
3.6 MIPS16e Register Set

In addition to the eight general-purpose registers, 0-7, listed in Table 3.1, specific instructions in the MIPS16e AS reference the stack pointer register (sp), the return address register (ra), the condition code register (t8), and the program counter (PC). Of these, Table 3.1 lists sp, ra, and t8, and Table 3.2 lists the MIPS16e special-purpose registers, including PC.

The MIPS16e ASE also contains two move instructions that provide access to all 32 general-purpose registers.

Table 3.1 MIPS16e General-Purpose Registers

<table>
<thead>
<tr>
<th>MIPS16e Register Encoding¹</th>
<th>32-Bit MIPS Register Encoding²</th>
<th>Symbolic Name (From ArchDefs.h)³</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>s0</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>1</td>
<td>17</td>
<td>s1</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>v0</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>v1</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>a0</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>a1</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>a2</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
<td>a3</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>N/A</td>
<td>24</td>
<td>t8</td>
<td>MIPS16e Condition Code register; implicitly referenced by the BTEQZ, BTNEZ, CMP, CMPI, SLT, SLTU, SLTI, and SLTIU instructions</td>
</tr>
<tr>
<td>N/A</td>
<td>29</td>
<td>sp</td>
<td>Stack pointer register</td>
</tr>
<tr>
<td>N/A</td>
<td>31</td>
<td>ra</td>
<td>Return address register</td>
</tr>
</tbody>
</table>

1. “0-7” correspond to the register’s MIPS16e binary encoding and show how that encoding relates to the MIPS registers. “0-7” never refer to the registers, except within the binary MIPS16e instructions. From the assembler, only the MIPS names ($16, $17, $2, etc.) or the symbolic names (s0, s1, v0, etc.) refer to the registers. For example, to access register number 17 in the register file, the programmer references $17 or s1, even though the MIPS16e binary encoding for this register is 001.

2. General registers not shown in the above table are not accessible through the MIPS16e instruction set, except by using the Move instructions. The MIPS16e Move instructions can access all 32 general-purpose registers.

3. The MIPS16e condition code register is referred to as T, t8, or $24 throughout this document, depending on the context. All three names refer to the same physical register.

Table 3.2 MIPS16e Special-Purpose Registers

<table>
<thead>
<tr>
<th>Symbolic Name</th>
<th>Purpose</th>
</tr>
</thead>
<tbody>
<tr>
<td>PC</td>
<td>Program counter. The PC-relative Add and Load instructions can access this register as an operand.</td>
</tr>
<tr>
<td>HI</td>
<td>Contains high-order word of multiply or divide result.</td>
</tr>
</tbody>
</table>
3.7 MIPS16e ISA Modes

This section describes the following:

- the ISA modes available in the architecture, page 35
- the purpose of the ISA Mode field page 35
- how to switch between 32-bit MIPS and MIPS16e modes, page 35
- the role of the jump instructions when switching modes, page 36

3.7.1 Modes Available in the MIPS16e Architecture

There are two ISA modes defined in the MIPS16e Architecture, as follows:

- MIPS 32-bit mode (32-bit instructions)
- MIPS16e mode (16-bit instructions)

3.7.2 Defining the ISA Mode Field

The ISA Mode bit controls the type of code that is executed, as follows:

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0</td>
<td>MIPS 32-bit mode. In this mode, the processor executes 32-bit MIPS instructions.</td>
</tr>
<tr>
<td>0b1</td>
<td>MIPS16e mode. In this mode, the processor executes MIPS16e instructions.</td>
</tr>
</tbody>
</table>

In MIPS 32-bit mode and MIPS16e mode, the JALX, JR, JALR, JALRC, and JRC instructions can change the ISA Mode bit, as described in Section 3.7.4, "Using MIPS16e Jump Instructions to Switch Modes".

3.7.3 Switching Between Modes When an Exception Occurs

When an exception occurs (including a Reset exception), the ISA Mode bit is cleared so that exceptions are handled by 32-bit code.
3.8 JALX, JR, JR.HB, JALR and JALR.HB Operations in MIPS16e and MIPS32 Mode

The ISA Mode in which the processor was running at the time that the exception occurred is visible to software as bit 0 of the Coprocessor 0 register in which the restart address is stored (EPC, ErrorEPC, or DEPC). See the description of these instructions in Volume III for a complete description of this process.

After the processor switches to 32-bit mode following a Reset exception, the processor starts execution at the 32-bit mode Reset exception vector.

3.7.4 Using MIPS16e Jump Instructions to Switch Modes

The MIPS16e application-specific extension supports procedure calls and returns from both MIPS16e and 32-bit MIPS code to both MIPS16e and 32-bit MIPS code. The following instructions are used:

- The JAL instruction supports calls to the same ISA.
- The JALX instruction supports calls that change the ISA.
- The JALR, JALR.HB and JALRC instructions support calls to either ISA.
- The JR, JR.HB and JRC instructions support returns to either ISA.

The JAL, JALR, JALR.HB, JALRC, and JALX instructions save the ISA Mode bit in bit 0 of the general register containing the return address. The contents of this general register may be used by a future JR, JR.HB, JRC, JALR, or JALRC instruction to return and restore the ISA Mode.

The JALX instruction in both modes switches to the other ISA (it changes 0b0 → 0b1 and 0b1 → 0b0).

The JR, JR.HB, JALR and JALR.HB instructions in both modes load the ISA Mode bit from bit 0 of the source register holding the target address. Bit 0 of the general register is not part of the target address; bit 0 of PC is loaded with a 0 so that no address exceptions can occur.

The JRC and JALRC instructions in MIPS16e mode load the ISA Mode bit from bit 0 of the general register holding the target address. Bit 0 of the general register is not part of the target address; bit 0 of PC is loaded with a 0 so that no address exceptions can occur.

3.8 JALX, JR, JR.HB, JALR and JALR.HB Operations in MIPS16e and MIPS32 Mode

The behavior of five of the 32-bit MIPS instructions—JALX, JR, JR.HB, JALR, JALR.HB—differs between those processors that implement MIPS16e and those processors that do not.

In processors that implement the MIPS16e ASE, the five instructions behave as follows:

- The JALX instruction executes a JAL and switches to the other mode.
- JR, JR.HB, JALR and JALR.HB instructions load the ISA Mode bit from bit 0 of the source register. Bit 0 of PC is loaded with a 0, and no Address exception can occur when bit 0 of the source register is a 1 (MIPS16e mode).

In CPUs that do not implement the MIPS16e ASE, the five instructions behave as follows:
• JALX instructions cause a Reserved Instruction exception.

• JR, JR.HB, JALR and JALR.HB instructions cause an Address exception on the target instruction fetch when bit 0 of the source register is a 1.

### 3.9 MIPS16e Instruction Summaries

This section describes the various instruction categories and then summarizes the MIPS16e instructions included in each category. Extensible instructions are also identified.

There are six instruction categories:

- **Loads and Stores**—These instructions move data between memory and the GPRs.

- **Save and Restore**—These instructions create and tear down stack frames.

- **Computational**—These instructions perform arithmetic, logical, and shift operations on values in registers.

- **Jump and Branch**—These instructions change the control flow of a program.

- **Special**—This category includes the Break and Extend instructions. Break transfers control to an exception handler, and Extend enlarges the *immediate* field of the next instruction.

- **Implementation-Definable Macro Instructions**—This category includes the capability of defining macros that are replaced at execution time by a set of 32-bit MIPS instructions, with appropriate parameter substitution.

Tables 3.4 through 3.12 list the MIPS16e instruction set.

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>LB</td>
<td>Load Byte</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LBU</td>
<td>Load Byte Unsigned</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LH</td>
<td>Load Halfword</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LHU</td>
<td>Load Halfword Unsigned</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LW</td>
<td>Load Word</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SB</td>
<td>Store Byte</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SH</td>
<td>Store Halfword</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SW</td>
<td>Store Word</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>RESTORE</td>
<td>Restore Registers and Deallocate Stack Frame</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SAVE</td>
<td>Save Registers and SetUp Stack Frame</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
### Table 3.6 MIPS16e ALU Immediate Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDIU</td>
<td>Add Immediate Unsigned</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>CMPI</td>
<td>Compare Immediate</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LI</td>
<td>Load Immediate</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SLTI</td>
<td>Set on Less Than Immediate</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SLTIU</td>
<td>Set on Less Than Immediate Unsigned</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

### Table 3.7 MIPS16e Arithmetic One, Two or Three Operand Register Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD</td>
<td>Add Unsigned</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>AND</td>
<td>AND</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>CMP</td>
<td>Compare</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>MOVE</td>
<td>Move</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>NEG</td>
<td>Negate</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>NOT</td>
<td>Not</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>OR</td>
<td>OR</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SEB</td>
<td>Sign-Extend Byte</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SEH</td>
<td>Sign-Extend Halfword</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SLT</td>
<td>Set on Less Than</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SLTU</td>
<td>Set on Less Than Unsigned</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SUBU</td>
<td>Subtract Unsigned</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>XOR</td>
<td>Exclusive OR</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>ZEB</td>
<td>Zero-extend Byte</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>ZEH</td>
<td>Zero-Extend Halfword</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

### Table 3.8 MIPS16e Special Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>BREAK</td>
<td>Breakpoint</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>EXTEND</td>
<td>Extend</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

### Table 3.9 MIPS16e Multiply and Divide Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIV</td>
<td>Divide</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>DIVU</td>
<td>Divide Unsigned</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>MFHI</td>
<td>Move From HI</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>MFLO</td>
<td>Move From LO</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>MULT</td>
<td>Multiply</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>MULTU</td>
<td>Multiply Unsigned</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>
Table 3.10 MIPS16e Jump and Branch Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>B</td>
<td>Branch Unconditional</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>BEQZ</td>
<td>Branch on Equal to Zero</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>BNEZ</td>
<td>Branch on Not Equal to Zero</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>BTEQZ</td>
<td>Branch on T Equal to Zero</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>BTNEZ</td>
<td>Branch on T Not Equal to Zero</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>JAL</td>
<td>Jump and Link</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>JALR</td>
<td>Jump and Link Register</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>JALRC</td>
<td>Jump and Link Register Compact</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>JALX</td>
<td>Jump and Link Exchange</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>JR</td>
<td>Jump Register</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>JRC</td>
<td>Jump Register Compact</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

1. The JAL and JALX instructions are not extensible because they are inherently 32-bit instructions.

Table 3.11 MIPS16e Shift Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRA</td>
<td>Shift Right Arithmetic</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SRAV</td>
<td>Shift Right Arithmetic Variable</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SLL</td>
<td>Shift Left Logical</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SLLV</td>
<td>Shift Left Logical Variable</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>SRL</td>
<td>Shift Right Logical</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SRLV</td>
<td>Shift Right Logical Variable</td>
<td>No</td>
<td>No</td>
</tr>
</tbody>
</table>

Table 3.12 Implementation-Definable Macro Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Extensible Instruction?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>ASMACRO</td>
<td>Implementation-Definable Macro Instruction</td>
<td>Yes(^1)</td>
<td>No</td>
</tr>
</tbody>
</table>

1. The Implementation-Definable Macro Instructions are a ways extended instructions. There are no 16-bit macro instruction

3.10 MIPS16e PC-Relative Instructions

The MIPS16e ASE provides PC-relative addressing for four instructions, in both extended and non-extended versions. The two instructions are listed in Table 3.13.

Table 3.13 PC-Relative MIPS16e Instructions

<table>
<thead>
<tr>
<th>Instruction</th>
<th>Use</th>
</tr>
</thead>
<tbody>
<tr>
<td>Load Word</td>
<td>LW rx, offset(pc)</td>
</tr>
<tr>
<td>Add Immediate Unsigned</td>
<td>ADDIU rx, pc, immediate</td>
</tr>
</tbody>
</table>
These instructions use the PC value of either the PC-relative instruction itself or the PC value for the preceding instruction as the base for address calculation.

Table 3.14 summarizes the address calculation base used for the various instruction combinations.

### Table 3.14 PC-Relative Base Used for Address Calculation

<table>
<thead>
<tr>
<th>Instruction</th>
<th>BasePC Value</th>
</tr>
</thead>
<tbody>
<tr>
<td>Non-extended PC-relative instruction not in Jump Delay Slot</td>
<td>Address of instruction</td>
</tr>
<tr>
<td>Extended PC-relative instruction</td>
<td>Address of Extend instruction</td>
</tr>
<tr>
<td>Non-extended PC-relative instruction in JR or JALR jump delay slot</td>
<td>Address of first AL or JALX half-word</td>
</tr>
<tr>
<td>Non-extended PC-relative instruction in JAL or JALX jump delay slot</td>
<td>Address of first AL or JALX half-word</td>
</tr>
</tbody>
</table>

The JRC and JALRC instructions do not have delay slots and do not affect the PC-relative base address calculated for an instruction immediately following the JRC or JALRC.

In the descriptive summaries of PC-relative instructions, located in Tables 3.13 and 3.14, the PC value used as the basis for calculating the address is referred to as the BasePC value. The BasePC equals the Exception Program Counter (EPC) value associated with the PC-relative instruction.

### 3.11 MIPS16e Extensible Instructions

This section explains the purpose of an Extend instruction, how to use it, and which MIPS16e instructions are extensible.

The Extend instruction allows you to enlarge the immediate field of a MIPS16e instruction whose immediate field is smaller than the equivalent 32-bit MIPS instruction. The Extend instruction is a prefix which modifies the behavior of the instruction which follows it, and must always immediately precede the instruction whose immediate field you want to extend. Every extended instruction uses 4 bytes in program memory instead of 2 bytes (2 bytes for Extend and 2 bytes for the instruction being extended), and it can cross a word boundary. The PC value of an extended instruction is the address of the halfword containing the Extend.

For example, the following MIPS16e instruction contains a five-bit immediate.

\[
\text{LW } ry, \text{ offset}(rx)
\]

The immediate expands to 16 bits (0b000000000 || offset || 0b00) before execution in the pipeline. This allows 32 different offset values of 0, 4, 8, and up through 124, in increments of 4. Once extended, this instruction can hold any of the 65,536 values in the range -32768 through 32767 that are also available with the 32-bit MIPS version of the LW instruction.

Shift instructions are extended to unsigned immediates of 5 bits. All other immediate instructions expand to either signed or unsigned 16-bit immediates. There is only one exception which can be extended to a 15-bit signed immediate:

\[
\text{ADDIU } ry, rx, \text{ immediate}
\]

Unlike most other extended instructions, an extended RESTORE or SAVE instruction provides both a larger frame size adjustment, and the ability to save and restore more registers than the non-extended version.
Once both halves of an extended instruction have been fetched and the instruction starts flying down the pipeline, the instruction is treated as a single entity, not as independent instructions. This implies that an exception or interrupt never reports an EPC value between the EXTEND and the instruction being extended, and that EJTAG single step treats an instruction step as the execution of the entire extended instruction, not the components.

There is only one restriction on the location of extensible instructions: They may not be placed in jump delay slots. Doing so causes **UNPREDICTABLE** results.

Table 3.15 lists the MIPS16e extensible instructions, the size of their *immediate*, and how much each *immediate* can be extended when preceded with an Extend instruction. Executing an instruction which is not extensible (those which are marked No in the “Extensible Instruction?” column of Table 3.4 through Table 3.12, including the EXTEND instruction itself) must cause a Reserved Instruction Exception.

**Table 3.15 MIPS16e Extensible Instructions**

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>MIPS16e Instruction</th>
<th>MIPS16e Immediate</th>
<th>Extended Immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDIU</td>
<td>Add Immediate Unsigned</td>
<td>4 (ADDIU ry, rx, imm)</td>
<td>15 (ADDIU ry, rx, imm)</td>
</tr>
<tr>
<td>B</td>
<td>Branch Unconditional</td>
<td>11</td>
<td>16</td>
</tr>
<tr>
<td>BEQZ</td>
<td>Branch on Equal to Zero</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>BNEZ</td>
<td>Branch on Not Equal to Zero</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>BTEQZ</td>
<td>Branch on T Equal to Zero</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>BTNEZ</td>
<td>Branch on T Not Equal to Zero</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>CMPI</td>
<td>Compare Immediate</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>LB</td>
<td>Load Byte</td>
<td>5</td>
<td>16</td>
</tr>
<tr>
<td>LBU</td>
<td>Load Byte Unsigned</td>
<td>5</td>
<td>16</td>
</tr>
<tr>
<td>LD</td>
<td>Load Doubleword</td>
<td>5</td>
<td>16</td>
</tr>
<tr>
<td>LH</td>
<td>Load Halfword</td>
<td>5</td>
<td>16</td>
</tr>
<tr>
<td>LHU</td>
<td>Load Halfword Unsigned</td>
<td>5</td>
<td>16</td>
</tr>
<tr>
<td>LI</td>
<td>Load Immediate</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>LW</td>
<td>Load Word</td>
<td>5 (or 8)</td>
<td>16</td>
</tr>
<tr>
<td>RESTORE</td>
<td>Restore Registers and Deallocate Stack Frame</td>
<td>4</td>
<td>8</td>
</tr>
<tr>
<td>SAVE</td>
<td>Save Registers and Set Up Stack Frame</td>
<td>4</td>
<td>8</td>
</tr>
<tr>
<td>SB</td>
<td>Store Byte</td>
<td>5</td>
<td>16</td>
</tr>
<tr>
<td>SH</td>
<td>Store Halfword</td>
<td>5</td>
<td>16</td>
</tr>
<tr>
<td>SLL</td>
<td>Shift Left Logical</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>SLTI</td>
<td>Set on Less Than Immediate</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>SLTIU</td>
<td>Set on Less Than Immediate Unsigned</td>
<td>8</td>
<td>16</td>
</tr>
<tr>
<td>SRA</td>
<td>Shift Right Arithmetic</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>SRL</td>
<td>Shift Right Logical</td>
<td>3</td>
<td>5</td>
</tr>
<tr>
<td>SW</td>
<td>Store Word</td>
<td>5 (or 8)</td>
<td>16</td>
</tr>
</tbody>
</table>

**3.12 MIPS16e Implementation-Definable Macro Instructions**

Previous revisions of the MIPS16e ASE assumed that most MIPS16e instructions mapped to a single 32-bit MIPS instruction. However, there are several MIPS16e instructions for which there is no corresponding 32-bit MIPS
instruction equivalent. The addition of the SAVE and RESTORE instructions introduced the possibility that a single MIPS16e instruction expand to a fixed sequence of multiple 32-bit instructions. The obvious extension to this capability is the ability to define a Macro capability in which a single extended MIPS16e instruction can be expanded into a sequence of 32-bit MIPS instructions, with parameter substitution done between field of the macro instruction and fields of the expanded instructions. This is the concept behind the addition of Implementation-Definable Macro Instructions to the MIPS16e ASE.

The term “Implementation-Definable” refers to the act that the macro definitions are created when the processor is implemented, rather than via a programmable mechanism that is available to the user of the processor. The macro definitions, expansions, and parameter substitutions are defined when the processor is implemented, and is therefore implementation-dependent. The programmer visible representation of this macro capability is provided by the ASMACRO (for Application Specific Macro) instruction, as defined in the next chapter.

### 3.13 MIPS16e Jump and Branch Instructions

Jump and Branch instructions change the control flow of a program.

The JAL, JALR, JALX, and JR instructions occur with a one-instruction delay. That is, the instruction immediately following the jump is always executed, whether or not the jump is taken.

Branch instructions and the JALRC and JRC jump instructions do not have a delay slot. If a branch or jump is taken, the instruction immediately following the branch or jump is never executed. If the branch or jump is not taken, the instruction following the branch or jump is always executed.

Branch, jump and extended instructions may not be placed in jump delay slots. Doing so causes UNPREDICTABLE results.

### 3.14 MIPS16e Instruction Formats

This section defines the format for each MIPS16e instruction type and includes formats for both normal and extended instructions.

Every MIPS16e instruction consists of 16 bits aligned on a halfword boundary. All variable subfield in an instruction format (such as \(rx, ry, rz\), and immediate) are shown in lowercase letters.

The two instruction subfield \(op\) and \(f\) have constant values for specific instructions. These values are given in their uppercase mnemonic names. For example, \(op\) is LB in the Load Byte instruction; \(op\) is RRR and \(f\) is ADDU in the Add Unsigned instruction.

Definitions for the fields that appear in the instruction formats are summarized in Table 3.16.

<table>
<thead>
<tr>
<th>Field</th>
<th>Definition</th>
</tr>
</thead>
<tbody>
<tr>
<td>funct or</td>
<td>Function field</td>
</tr>
<tr>
<td>f</td>
<td>4-, 5-, 8-, or 11-bit immediate, branch displacement, or</td>
</tr>
<tr>
<td>immediate</td>
<td>address displacement</td>
</tr>
<tr>
<td>or imm</td>
<td></td>
</tr>
<tr>
<td>op</td>
<td>5-bit major operation code</td>
</tr>
</tbody>
</table>

1. As used here, the term *format* means the layout of the MIPS16e instruction word.
<table>
<thead>
<tr>
<th>Symbol</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>rx</td>
<td>3-bit source or destination register specification</td>
</tr>
<tr>
<td>ry</td>
<td>3-bit source or destination register specification</td>
</tr>
<tr>
<td>rz</td>
<td>3-bit source or destination register specification</td>
</tr>
<tr>
<td>sa</td>
<td>3- or 5-bit shift amount</td>
</tr>
</tbody>
</table>
3.14 MIPS16e Instruction Formats

3.14.1 I-type instruction format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>immediate</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.14.2 RI-type instruction format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>rx</td>
<td>immediate</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.14.3 RR-type instruction format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RR</td>
<td>rx</td>
<td>ry</td>
<td>funct</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. When the funct field is either `CNVT` or `J(AL)R(C)`, the ry field encodes a sub-function to be performed rather than a register number.

3.14.4 RRI-type instruction format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>op</td>
<td>rx</td>
<td>ry</td>
<td>immediate</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.14.5 RRR-type instruction format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RRR</td>
<td>rx</td>
<td>ry</td>
<td>rz</td>
<td>f</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.14.6 RRI-A type instruction format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>RRI-A</td>
<td>rx</td>
<td>ry</td>
<td>f</td>
<td>immediate</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.14.7 Shift instruction format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SHIFT</td>
<td>rx</td>
<td>ry</td>
<td>sa</td>
<td>f</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. The three-bit sa field can encode a shift amount of 0 through 7. 0 bit shift (NOPs) are not possible; a 0 value translates to a shift amount of 8.

3.14.8 I8-type instruction format

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>I8</td>
<td>funct</td>
<td>immediate</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### 3.14.9 I8_MOVR32 instruction format (used only by the MOVR32 instruction)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>I8</td>
<td>funct</td>
<td>ry</td>
<td>r32[4:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. The r32 field uses special bit encoding. For example, the encoding for $7 (00111) is 11100 in the r32 field.

### 3.14.10 I8_MOV32R instruction format (used only by MOV32R instruction)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>I8</td>
<td>funct</td>
<td>r32[2:0,4:3]</td>
<td>rz</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 3.14.11 I8_SVRS instruction format (used only by the SAVE and RESTORE instructions)

<table>
<thead>
<tr>
<th>15</th>
<th>14</th>
<th>13</th>
<th>12</th>
<th>11</th>
<th>10</th>
<th>9</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>I8</td>
<td>SVRS</td>
<td>s</td>
<td>ra</td>
<td>s0</td>
<td>s1</td>
<td>framesize</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### 3.14.12 JAL and JALX instruction format

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| JAL | x1  | immediate 20:16 | immediate 25:21 | immediate 15:0 |

1. If x=0, instruction is JAL. If x=1, instruction is JALX.

### 3.14.13 EXT-I instruction format

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| EXTEND | immediate 10:5 | immediate 15:11 | op | 0 | 0 | 0 | 0 | 0 | immediate 4:0 |

### 3.14.14 ASMACRO instruction format

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| EXTEND | select | p4 | | p3 | | RRR | | p2 | | p1 | | p0 |

### 3.14.15 EXT-RI instruction format

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| EXTEND | immediate 10:5 | immediate 15:11 | op | rx | 0 | 0 | 0 | immediate 4:0 |

### 3.14.16 EXT-RRI instruction format

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|-----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| EXTEND | immediate 10:5 | immediate 15:11 | op | rx | ry | immediate 4:0 |
3.14.17 EXT-RRI-A instruction format

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | EXTEND | immediate 10:4 | imm 14:11 | RRI-A | rx | ry | f | imm 3:0 |

3.14.18 EXT-SHIFT instruction format

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | EXTEND | sa 4:0 | s5 | 0 | 0 | 0 | 0 | SHIFT | rx | ry | 0 | 0 | 0 | f |

1. $s5$ is equivalent to $sa5$, the most significant bit of the 6-bit shift amount ($sa$) field. For extended DSLL shifts, this bit may be either 0 or 1. For all 32-bit extended shifts, $s5$ must be 0. None of the extended shift instructions perform the 0-to-8 mapping, so 0 bit shifts are possible using the extended format.

3.14.19 EXT-I8 instruction format

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | EXTEND | immediate 10:5 | immediate 15:11 | I8 | funct | 0 | 0 | 0 | immediate 4:0 |

3.14.20 EXT-I8_SVRS instruction format (used only by the SAVE and RESTORE instructions)

| 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0 | EXTEND | xsregs | framesize 7:4 | 0 | aregs | I8 | SVRS | s | ra | s0 | sl | framesize 3:0 |

3.15 Instruction Bit Encoding

Table 3.18 through Table 3.25 describe the encoding used for the MIPS16e ASE. Table 3.17 describes the meaning of the symbols used in the tables.

**Table 3.17 Symbols Used in the Instruction Encoding Tables**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>*</td>
<td>Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction Exception.</td>
</tr>
<tr>
<td>δ</td>
<td>(Also italic field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.</td>
</tr>
<tr>
<td>β</td>
<td>Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level. Executing such an instruction must cause a Reserved Instruction Exception.</td>
</tr>
</tbody>
</table>
Table 3.17 Symbols Used in the Instruction Encoding Tables

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>⊥</td>
<td>Operation or field codes marked with this symbol represent instructions which are not legal if the processor is configured to be backward compatible with MIPS32 processors. If the processor is executing in Kernel Mode, Debug Mode, or 64-bit instructions are enabled, execution proceeds normally. In other cases, executing such an instruction must cause a Reserved Instruction Exception (non-coprocessor encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).</td>
</tr>
<tr>
<td>θ</td>
<td>Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS technologies will assist the partner in selecting appropriate encodings if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encodings is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception (SPECIAL2 encodings or coprocessor instruction encodings for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encodings for a coprocessor to which access is not allowed).</td>
</tr>
<tr>
<td>σ</td>
<td>Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.</td>
</tr>
<tr>
<td>ε</td>
<td>Operation or field codes marked with this symbol are reserved for MIPS Application Specifications. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.</td>
</tr>
<tr>
<td>φ</td>
<td>Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS64 ISA. Software should avoid using these operation or field codes</td>
</tr>
<tr>
<td>Œ</td>
<td>Operation or field codes marked with this symbol are not extensible (see Section 3.11, &quot;MIPS16e Extensible Instructions&quot; on page 40). Executing such an instruction with an EXTEND prefix must cause a Reserved Instruction Exception.</td>
</tr>
</tbody>
</table>

Table 3.18 MIPS16e Encoding of the Opcode Field

<table>
<thead>
<tr>
<th>opcode</th>
<th>bits 13..11</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0 1 2 3 4 5 6 7</td>
</tr>
<tr>
<td>bits 15..14</td>
<td>000 001 010 011 100 101 110 111</td>
</tr>
<tr>
<td>0 00</td>
<td>ADDIUSP1 ADDIUFC2 B JAL(X) δ BEQZ BNEZ SHIFT δ β</td>
</tr>
<tr>
<td>1 01</td>
<td>RRI-A δ ADDIU83 SLTI SLTIU I8 δ LI CMPI β</td>
</tr>
<tr>
<td>2 10</td>
<td>LB LH LWSP4 LW LBU LHU LWPC5 β</td>
</tr>
<tr>
<td>3 11</td>
<td>SB SH SWSP6 SW RRR δ RR δ EXTEND δŒ β</td>
</tr>
</tbody>
</table>

1. The ADDIUSP opcode is used by the ADDIU rx, sp, immediate instruction
2. The ADDIUFC opcode is used by the ADDIU rx, pc, immediate instruction
3. The ADDIU8 opcode is used by the ADDIU rx, immediate instruction
4. The LWSP opcode is used by the LW rx, offset(sp) instruction
5. The LWPC opcode is used by the LW rx, offset(pc) instruction
6. The SWSP opcode is used by the SW rx, offset(sp) instruction
### Table 3.19 MIPS16e JAL(X) Encoding of the x Field

<table>
<thead>
<tr>
<th>x</th>
<th>bit 26</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>JAL ≠</td>
</tr>
<tr>
<td>1</td>
<td>JALX ≠</td>
</tr>
</tbody>
</table>

### Table 3.20 MIPS16e SHIFT Encoding of the f Field

<table>
<thead>
<tr>
<th>f</th>
<th>bits 1..0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>SLL</td>
<td>β</td>
</tr>
<tr>
<td>SRL</td>
<td>SRA</td>
</tr>
</tbody>
</table>

### Table 3.21 MIPS16e RRI-A Encoding of the f Field

<table>
<thead>
<tr>
<th>f</th>
<th>bit 4</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>ß</td>
</tr>
<tr>
<td>1</td>
<td>ß</td>
</tr>
</tbody>
</table>

1. The ADDIU function is used by the ADDIU ry, rx, immediate instruction

### Table 3.22 MIPS16e I8 Encoding of the funct Field

<table>
<thead>
<tr>
<th>funct</th>
<th>bits 10..8</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>BTEQZ</td>
</tr>
<tr>
<td>001</td>
<td>BTNEZ</td>
</tr>
<tr>
<td>010</td>
<td>SWRASP₂</td>
</tr>
<tr>
<td>011</td>
<td>ADJSP₂</td>
</tr>
<tr>
<td>100</td>
<td>SVRServlet δ</td>
</tr>
<tr>
<td>101</td>
<td>MOV32R₃</td>
</tr>
<tr>
<td>110</td>
<td>MOV32R₄</td>
</tr>
<tr>
<td>111</td>
<td>*</td>
</tr>
</tbody>
</table>

1. The SWRASP function is used by the SW ra, offset(sp) instruction
2. The ADJSP function is used by the ADDIU sp, immediate instruction
3. The MOV32R function is used by the MOVE r32, rz instruction
4. The MOVR32 function is used by the MOVE ry, r32 instruction

### Table 3.23 MIPS16e RRR Encoding of the f Field

<table>
<thead>
<tr>
<th>f</th>
<th>bits 1..0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>10</td>
<td>11</td>
</tr>
<tr>
<td>ß</td>
<td>ADDU ≠</td>
</tr>
<tr>
<td>ß</td>
<td>SUBU ≠</td>
</tr>
</tbody>
</table>

1. The ADDU function is used by the ADDU ry, rz instruction
The instruction halfword is placed within the 32-bit (or 64-bit) memory element according to system endianness.

- On a 32-bit processor in big-endian mode, the first instruction is read from bits 31..16 and the second instruction is read from bits 15..0.
- On a 32-bit processor in little-endian mode, the first instruction is read from bits 15..0 and the second instruction is read from bits 31..16.

The above rule also applies to all extended instructions, since they consist of two 16-bit halfwords. Similarly, JAL and JALX instructions should be viewed as consisting of two 16-bit halfwords, which means this rule also applies to them.

For a 16-bit-instruction sequence, instructions are placed in memory so that an LH instruction with the PC as an argument fetches the instruction independent of system endianness.
3.17 MIPS16e Instruction Fetch Restrictions

When the processor is running in MIPS16e mode and fetch address is in uncachable memory, certain restrictions apply to the width of each instruction fetch. Under these circumstances, the processor never fetches more than an aligned word during each instruction fetch. It is UNPREDICTABLE whether the processor fetches a single aligned word, or two aligned halfwords during each instruction fetch.
Chapter 4

The MIPS16e™ ASE Instruction Set

4.1 MIPS16e™ Instruction Descriptions

This chapter provides an alphabetical listing of the instructions listed in Table 3.4 through Table 3.12. Instructions that are legal only in 64-bit implementations are not listed, as they are not part of a MIPS32 implementation of MIPS16e.

4.1.1 Pseudocode Functions Specific to MIPS16e™

This section defines the pseudocode functions that are specific to the MIPS16e ASE. These functions are used in the Operation section of each MIPS16e instruction description.

4.1.1.1 Xlat

The Xlat function translates the MIPS16e register field index to the correct 32-bit MIPS physical register index. It is used to assure that a value of 0b000 in a MIPS16e register field maps to GPR 16, and a value of 0b001 maps to GPR 17. All other values (0b010 through 0b111) map directly.

Figure 4-1 Xlat Pseudocode Function

PhyReg ← Xlat(i)
/* PhyReg: Physical register index, in the range 0..7 */
/* i: Opcode register field index */
if (i < 2) then
    Xlat ← i + 16
else
    Xlat ← i
endif
endfunction Xlat
Add Immediate Unsigned Word (2-Operand)  

**ADDIU**

**Format:** ADDIU rx, immediate

**Purpose:** Add Immediate Unsigned Word (2-Operand)
To add a constant to a 32-bit integer.

**Description:**
\[ GPR[rx] \leftarrow GPR[rx] + \text{immediate} \]

The 8-bit immediate is sign-extended and then added to the contents of GPR \( rx \) to form a 32-bit result. The result is placed in GPR \( rx \).

No integer overflow exception occurs under any circumstances.

**Restrictions:**
None

**Operation:**
\[
\begin{align*}
temp \leftarrow & \ GPR[Xlat(rx)] + \text{sign_extend(immediate)} \\
GPR[Xlat(rx)] \leftarrow & \ temp
\end{align*}
\]

**Exceptions:**
None

**Programming Notes:**
The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
Purpose: Add Immediate Unsigned Word (2-Operand, Extended)
To add a constant to a 32-bit integer.

Description: GPR[rx] ← GPR[rx] + immediate
The 16-bit immediate is sign-extended and then added to the contents of GPR rx to form a 32-bit result. The result is placed in GPR rx.
No integer overflow exception occurs under any circumstances.

Restrictions:
None

Operation:
   temp ← GPR[Xlat(rx)] + sign_extend(immediate)
   GPR[Xlat(rx)] ← temp

Exceptions:
None

Programming Notes:
The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
Add Immediate Unsigned Word (3-Operand)  

**ADDIU**

**Format:**  
ADDIU ry, rx, immediate

**Purpose:** Add Immediate Unsigned Word (3-Operand)  
To add a constant to a 32-bit integer.

**Description:** GPR[ry] ← GPR[rx] + immediate  
The 4-bit immediate is sign-extended and then added to the contents of GPR rx to form a 32-bit result. The result is placed into GPR ry.  
No integer overflow exception occurs under any circumstances.

**Restrictions:**  
None

**Operation:**  
temp ← GPR[Xlat(rx)] + sign_extend(immediate)  
GPR[Xlat(ry)] ← temp

**Exceptions:**  
None

**Programming Notes:**  
The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
Add Immediate Unsigned Word (3-Operand, Extended)  

**ADDIU**

**Format:**  
ADDIU ry, rx, immediate

**Purpose:** Add Immediate Unsigned Word (3-Operand, Extended)  
To add a constant to a 32-bit integer.

**Description:**  
GPR[ry] ← GPR[rx] + immediate

The 15-bit immediate is sign-extended and then added to the contents of GPR rx to form a 32-bit result. The result is placed into GPR ry.

No integer overfl w exception occurs under any circumstances.

**Restrictions:**  
None

**Operation:**  
\[
\text{temp} \leftarrow \text{GPR[Xlat(rx)] + sign}\_\text{extend(immediate)}
\]

GPR[Xlat(ry)] ← temp

**Exceptions:**  
None

**Programming Notes:**  
The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overfl w. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overfl w, such as C language arithmetic.
Add Immediate Unsigned Word (3-Operand, PC-Relative)  ADDIU

<table>
<thead>
<tr>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDIUPC</td>
<td>00001</td>
<td>rx</td>
<td>immediate</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format**:  ADDIU $rx$, pc, immediate  

**MIPS16e**

**Purpose**: Add Immediate Unsigned Word (3-Operand, PC-Relative)  

To add a constant to the program counter.

**Description**: $\text{GPR}[rx] \leftarrow \text{PC} + (\text{immediate} \ll 2)$  
The 8-bit immediate is shifted left two bits, zero-extended, and added to either the address of the ADDIU instruction or the address of the jump instruction in whose delay slot the ADDIU is executed. This result (with its two lower bits cleared) is placed in GPR $rx$.

No integer overflow exception occurs under any circumstances.

**Restrictions**:  
None

**Operation**:

\[
\begin{align*}
\text{I-1:} & \quad \text{base}_{pc} \leftarrow \text{PC} \\
\text{I:} & \quad \text{if not (JumpDelaySlot(\text{PC})) then} \\
& \quad \text{base}_{pc} \leftarrow \text{PC} \\
& \quad \text{endif} \\
& \quad \text{temp} \leftarrow (\text{base}_{pc} \text{GPRLEN-1..2} + \text{zero extend}(\text{immediate})) || 0^2) \\
& \quad \text{GPR[Xlat}(rx)] \leftarrow \text{temp}
\end{align*}
\]

**Exceptions**:  
None

**Programming Notes**:  
The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

Since the 8-bit immediate is shifted left two bits before being added to the PC, the range is 0, 4, 8..1020.

The assembler LA (Load Address) pseudo-instruction is implemented as a PC-relative add.
Add Immediate Unsigned Word (3-Operand, PC-Relative, Extended)  

**ADDIU**

**Format:**  
ADDIU rx, pc, immediate

**MIPS16e**

**Purpose:** Add Immediate Unsigned Word (3-Operand, PC-Relative, Extended)  
To add a constant to the program counter.

**Description:**  
GPR[rx] ← PC + immediate  
The 16-bit immediate is sign-extended and added to the address of the ADDIU instruction. Before the addition, the two lower bits of the instruction address are cleared.  
The result of the addition is placed in GPR rx.

No integer overflow exception occurs under any circumstances.

**Restrictions:**  
A PC-relative, extended ADDIU may not be placed in the delay slot of a jump instruction.

**Operation:**  

\[
\text{temp} \leftarrow (\text{PC}_{\text{GPRLEN}} - 2 \mid 0^2) + \text{sign\_extend}(\text{immediate})
\]

GPR[Xlat(rx)] ← temp

**Exceptions:**  
None

**Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

The assembler LA (Load Address) pseudo-instruction is implemented as a PC-relative add.
Add Immediate Unsigned Word (2-Operand, SP-Relative)  \( \text{ADDIU} \)

**Format:**  \( \text{ADDIU} \text{ sp, immediate} \)  

**MIPS16e**

**Purpose:** Add Immediate Unsigned Word (2-Operand, SP-Relative)

To add a constant to the stack pointer.

**Description:**  \( \text{GPR}[\text{sp}] \leftarrow \text{GPR}[\text{sp}] + \text{immediate} \)

The 8-bit \( \text{immediate} \) is shifted left three bits, sign-extended, and then added to the contents of GPR 29 to form a 32-bit result. The result is placed in GPR 29.

No integer overflow exception occurs under any circumstances.

**Restrictions:**  
None

**Operation:**

\[
\text{temp} \leftarrow \text{GPR}[29] + \text{sign\_extend}(\text{immediate} \mid | 0^3) \\
\text{GPR}[29] \leftarrow \text{temp}
\]

**Exceptions:**  
None

**Programming Notes:**

The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
Add Immediate Unsigned Word (2-Operand, SP-Relative, Extended)  

**ADDIU**

<table>
<thead>
<tr>
<th>EXTEND</th>
<th>imm 10:5</th>
<th>imm 15:11</th>
<th>I8 01100</th>
<th>ADJSP 011</th>
<th>0 000</th>
<th>imm 4:0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11110</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>3</td>
<td>5</td>
</tr>
</tbody>
</table>

**Format:**  
ADDIU  
sp, immediate  

**MIPS16e**

**Purpose:**  
Add Immediate Unsigned Word (2-Operand, SP-Relative, Extended)

To add a constant to the stack pointer.

**Description:**  
GPR[sp] ← GPR[sp] + immediate

The 16-bit immediate is sign-extended, and then added to the contents of GPR 29 to form a 32-bit result. The result is placed in GPR 29.

No integer overflow exception occurs under any circumstances.

**Restrictions:**  
None

**Operation:**

\[
\text{temp} \leftarrow \text{GPR}[29] + \text{sign_extend}(\text{immediate}) \\
\text{GPR}[29] \leftarrow \text{temp}
\]

**Exceptions:**  
None

**Programming Notes:**

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
Add Immediate Unsigned Word (3-Operand, SP-Relative)  ADDIU

<table>
<thead>
<tr>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDIUSP</td>
<td>rx</td>
<td>immediate</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:**  ADDIU rx, sp, immediate  
**MIPS16e**

**Purpose:**  Add Immediate Unsigned Word (3-Operand, SP-Relative)  
To add a constant to the stack pointer.

**Description:**  GPR[rx] ← GPR[sp] + immediate  
The 8-bit *immediate* is shifted left two bits, zero-extended, and then added to the contents of GPR 29 to form a 32-bit result. The result is placed in GPR rx.

No integer overflow exception occurs under any circumstances.

**Restrictions:**  
None

**Operation:**  
\[
\text{temp} \leftarrow \text{GPR}[29] + \text{zero\_extend(immediate} \ || \ 0^2) \\
\text{GPR[Xlat(rx)]} \leftarrow \text{temp}
\]

**Exceptions:**  
None

**Programming Notes:**  
The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
**Add Immediate Unsigned Word (3-Operand, SP-Relative, Extended)**

**ADDIU**

**Format:**  ADDIU rx, sp, immediate  

**MIPS16e**

**Purpose:** Add Immediate Unsigned Word (3-Operand, SP-Relative, Extended)  

To add a constant to the stack pointer.

**Description:** GPR[rx] ← GPR[sp] + immediate  

The 16-bit `immediate` is sign-extended and then added to the contents of GPR 29 to form a 32-bit result. The result is placed in GPR rx.

No integer overflow exception occurs under any circumstances.

**Restrictions:**  
None

**Operation:**

\[
\text{temp} \leftarrow \text{GPR}[29] + \text{sign extend(immediate)}  
\text{GPR[Xlat(rx)]} \leftarrow \text{temp}
\]

**Exceptions:**  
None

**Programming Notes:**  
The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.

<table>
<thead>
<tr>
<th>31</th>
<th>27</th>
<th>26</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXTEND</td>
<td>imm 10:5</td>
<td>imm 15:11</td>
<td>ADDIUSP</td>
<td>rx</td>
<td>0</td>
<td>imm 4:0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11110</td>
<td>5</td>
<td>6</td>
<td>5</td>
<td>5</td>
<td>3</td>
<td>3</td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e™ Application-Specific Extension to the MIPS32® Architecture, Revision 2.63  
62
Add Unsigned Word (3-Operand)  

**ADDU**

Format: \texttt{ADDU rz, rx, ry}

MIPS16e

**Purpose:** Add Unsigned Word (3-Operand)

To add 32-bit integers.

**Description:** \( \text{GPR}[rz] \leftarrow \text{GPR}[rx] + \text{GPR}[ry] \)

The contents of \( \text{GPR}\ rx\) and \( \text{GPR}\ ry\) are added together to form a 32-bit result. The result is placed into \( \text{GPR}\ rz\).

No integer overflow exception occurs under any circumstances.

**Restrictions:**

None

**Operation:**

\[
\text{temp} \leftarrow \text{GPR}[\text{Xlat}(rx)] + \text{GPR}[\text{Xlat}(ry)] \\
\text{GPR}[\text{Xlat}(rz)] \leftarrow \text{temp}
\]

**Exceptions:**

None

**Programming Notes:**

The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
**AND**

**Format:** \( \text{AND } rx, ry \)  

**Purpose:** AND  
To do a bitwise logical AND.  

**Description:**  
\[ GPR[rx] \leftarrow GPR[rx] \text{ AND } GPR[ry] \]  
The contents of GPR \( ry \) are combined with the contents of GPR \( rx \) in a bitwise logical AND operation. The result is placed in GPR \( rx \).  

**Restrictions:**  
None  

**Operation:**  
\[ GPR[Xlat(rx)] \leftarrow GPR[Xlat(rx)] \text{ and } GPR[Xlat(ry)] \]  

**Exceptions:**  
None

<table>
<thead>
<tr>
<th>RR</th>
<th>rx</th>
<th>ry</th>
<th>AND</th>
</tr>
</thead>
<tbody>
<tr>
<td>11101</td>
<td>3</td>
<td>3</td>
<td>01100</td>
</tr>
</tbody>
</table>
**Application-Specific Macro Instructions**

**Format:** ASMACRO `select,p0,p1,p2,p3,p4`

The format listed is the most generic assembler format and is unlikely to be used for an actual implementation of application-specific macro instructions. Rather, the assembler format is likely to represent the use of the macro, with the assembler turning that format into the appropriate bit pattern required by the instruction.

**Purpose:** Application-Specific Macro Instruction

To execute an implementation-definable macro instruction

**Description:**

The ASMACRO instruction is the programming interface to the implementation-definable macro instruction facility that is defined by the MIPS16e architecture.

The `select` field specifies which of 8 possible macros is expanded. The definition of each macro specifies how the parameters `p0, p1, p2, p3,` and `p4` are substituted into the 32-bit instructions with which the macro is defined. The execution of the 32-bit instructions occurs while PC remains unchanged.

It is implementation-dependent whether a processor implements any implementation-definable macro instructions and, if it does, how many. It is implementation-dependent whether the macro is executed with interrupts disabled.

**Restrictions:**

The 32-bit instructions with which the macro is defined must be chosen with care. Issues of atomicity, restartability of the instruction sequence, and similar factors must be considered when using the implementation-definable macro instruction facility. Failure to do so can cause UNPREDICTABLE behavior.

If implementation-definable macro instructions are not implemented by the processor, or if the `select` field references a specific macro which is not implemented by the processor, a Reserved Instruction exception is signaled.

**Operation:**

```
ExecuteMacro(sel,p0,p1,p2,p3,p4)
```

**Exceptions:**

Reserved Instruction

Others as may be generated by the 32-bit instructions included in each macro expansion.

**Programming Notes:**

Implementations may impose certain restrictions on 32-bit instructions are supported within an ASMACRO instruction. For instance, many implementations may not allow loads, stores, branches or jumps within an ASMACRO definition. Refer to the Users Guide for each processor which implements this capability for a list of macros define and implemented by that processor, and for any specific restrictions imposed by that processor.
Unconditional Branch

**Format:** \( B \ offset \)  

**Purpose:** Unconditional Branch  
To do an unconditional PC-relative branch.

**Description:** \( \text{branch} \)  
The 11-bit \( offset \) is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. The program branches to the target address unconditionally.

**Restrictions:**  
None

**Operation:**  
\[
\text{I: } \quad \text{PC} \leftarrow \text{PC} + 2 + \text{sign}_\text{extend}(offset || 0)
\]

**Exceptions:**  
None

**Programming Notes:**  
In MIPS16e mode, the branch \( offset \) is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the \( offset \) value as word-aligned.
Unconditional Branch (Extended)

Format: \texttt{B \ offset}

Purpose: Unconditional Branch (Extended)
To do an unconditional PC-relative branch.

Description: \texttt{branch}
The 16-bit \texttt{offset} is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. The program branches to the target address unconditionally.

Restrictions:
None

Operation:
\begin{verbatim}
  I:  PC \leftarrow PC + 4 + \text{sign\_extend}(\text{offset} || 0)
\end{verbatim}

Exceptions:
None

Programming Notes:
In MIPS16e mode, the branch \texttt{offset} is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the \texttt{offset} value as word-aligned.
Branch on Equal to Zero

**BEQZ**

Format: BEQZ rx, offset

**Purpose:** Branch on Equal to Zero

To test a GPR then do a PC-relative conditional branch.

**Description:**

If (GPR[rx] = 0) then branch

The 8-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR rx are equal to zero, the program branches to the target address.

**Restrictions:**

None

**Operation:**

I: tgt_offset ← sign_extend(offset || 0)
   condition ← (GPR[Xlat(rx)] = 0)
   if condition then
     PC ← PC + 2 + tgt_offset
   endif

**Exceptions:**

None

**Programming Notes:**

In MIPS16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.
Branch on Equal to Zero (Extended)  

**BEQZ**

**Format:** BEQZ rx, offset  

**Purpose:** Branch on Equal to Zero (Extended)

To test a GPR then do a PC-relative conditional branch.

**Description:** if (GPR[rx] = 0) then branch

The 16-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR rx are equal to zero, the program branches to the target address.

**Restrictions:**
None

**Operation:**

\[
I: \quad \text{tgt\_offset} \leftarrow \text{sign\_extend}\left(\text{offset} || 0\right) \\
\text{condition} \leftarrow (\text{GPR}[\text{Xlat}(rx)] = 0^{GPRLEN}) \\
\text{if condition then} \\
\quad \text{PC} \leftarrow \text{PC} + 4 + \text{tgt\_offset} \\
\text{endif}
\]

**Exceptions:**
None

**Programming Notes:**

In MIPS16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.
Branch on Not Equal to Zero

**Format:** BNEZ rx, offset

**Purpose:** Branch on Not Equal to Zero
To test a GPR then do a PC-relative conditional branch.

**Description:** if (GPR[rx] ≠ 0) then branch
The 8-bit offset is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR rx are not equal to zero, the program branches to the target address.

**Restrictions:**
None

**Operation:**

I:

\[
\begin{align*}
\text{tgt\_offset} & \leftarrow \text{sign\_extend} (\text{offset} \mid 0) \\
\text{condition} & \leftarrow \text{GPR}[\text{Xlat}(\text{rx})] \neq 0 \text{GPRLEN} \\
\text{if condition then} & \\
& \quad \text{PC} \leftarrow \text{PC} + 2 + \text{tgt\_offset} \\
\text{endif}
\end{align*}
\]

**Exceptions:**
None

**Programming Notes:**
In MIPS16e mode, the branch offset is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the offset value as word-aligned.
Branch on Not Equal to Zero (Extended)  

**BNEZ**

**Format:**  
BNEZ rx, offset

**Purpose:** Branch on Not Equal to Zero (Extended)  
To test a GPR then do a PC-relative conditional branch.

**Description:**  
if (GPR[rx] ≠ 0) then branch

The 16-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR rx are not equal to zero, the program branches to the target address.

**Restrictions:**  
None

**Operation:**  
I:  
tgt_offset ← sign_extend(offset || 0)  
condition ← (GPR[Xlat(rx)] ≠ 0)  
if condition then  
   PC ← PC + 4 + tgt_offset  
endif

**Exceptions:**  
None

**Programming Notes:**  
In MIPS16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.
### Breakpoint

**Format:** BREAK immediate

**Purpose:** Breakpoint

To cause a Breakpoint exception.

**Description:**

A breakpoint exception occurs, immediately and unconditionally transferring control to the exception handler.

**Restrictions:**

None

**Operation:**

```c
SignalException(Breakpoint)
```

**Exceptions:**

Breakpoint

**Programming Notes:**

The `code` field is available for use as software parameters, but is retrieved by the exception handler only by loading the contents of the memory halfword containing the instruction.
Branch on T Equal to Zero

Format: BTEQZ offset

Purpose: Branch on T Equal to Zero

To test special register T then do a PC-relative conditional branch.

Description: if \( T = 0 \) then branch

The 8-bit offset is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR 24 are equal to zero, the program branches to the target address.

Restrictions:

None

Operation:

\[
\text{I: } \begin{align*}
\text{tgt}_\text{offset} & \leftarrow \text{sign}\_\text{extend}(\text{offset} || 0) \\
\text{condition} & \leftarrow \text{GPR}[24] = 0^{\text{GPRLEN}} \\
\text{if condition then} & \text{PC} \leftarrow \text{PC} + 2 + \text{tgt}_\text{offset} \\
\text{endif}
\end{align*}
\]

Exceptions:

None

Programming Notes:

In MIPS16e mode, the branch offset is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the offset value as word-aligned.
Branch on T Equal to Zero (Extended)  

**BTEQZ**

**Format:**  
BTEQZ offset

**MIPS16e**

**Purpose:** Branch on T Equal to Zero (Extended)  
To test special register T then do a PC-relative conditional branch.

**Description:**  
if (T = 0) then branch

The 16-bit offset is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR 24 are equal to zero, the program branches to the target address.

**Restrictions:**  
None

**Operation:**

```
I: tgt_offset ← sign_extend(offset || 0)
condition ← (GPR[24] = 0GPRLEN)
if condition then
    PC ← PC + 4 + tgt_offset
endif
```

**Exceptions:**  
None

**Programming Notes:**  
In MIPS16e mode, the branch offset is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the offset value as word-aligned.
Branch on T Not Equal to Zero

**Format:** BTNEZ offset

**Purpose:** Branch on T Not Equal to Zero
To test special register T then do a PC-relative conditional branch.

**Description:** if (T ≠ 0) then branch
The 8-bit offset is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR 24 are not equal to zero, the program branches to the target address.

**Restrictions:**
None

**Operation:**

```
I:   tgt_offset ← sign_extend(offset || 0)
     condition ← (GPR[24] ≠ 0\textsuperscript{GPRLEN})
     if condition then
         PC ← PC + 2 + tgt_offset
     endif
```

**Exceptions:**
None

**Programming Notes:**
In MIPS16e mode, the branch offset is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the offset value as word-aligned.
Branch on T Not Equal to Zero (Extended)  

**BTNEZ**

### Format:
```
BTNEZ offset
```

### Purpose:
Branch on T Not Equal to Zero (Extended)
To test special register T then do a PC-relative conditional branch.

### Description:
if \( T \neq 0 \) then branch

The 16-bit *offset* is shifted left 1 bit, sign-extended, and then added to the address of the instruction after the branch to form the target address. If the contents of GPR 24 are not equal to zero, the program branches to the target address.

### Restrictions:
None

### Operation:
```
I:

tgt_offset ← sign_extend(offset || 0)
condition ← (GPR[24] ≠ 0)\(^{\text{GPRLEN}}\)
if condition then
    PC ← PC + 4 + tgt_offset
endif
```

### Exceptions:
None

### Programming Notes:
In MIPS16e mode, the branch *offset* is interpreted as halfword-aligned. This is unlike 32-bit MIPS mode, which interprets the *offset* value as word-aligned.
**CMP**

**Format:**  
CMP rx, ry

**MIPS16e**

**Purpose:** Compare

To compare the contents of two GPRs.

**Description:**  
T ← GPR[rx] XOR GPR[ry]

The contents of GPR ry are Exclusive-ORed with the contents of GPR rx. The result is placed into GPR 24.

**Restrictions:**
None

**Operation:**

GPR[24] ← GPR[Xlat(ry)] xor GPR[Xlat(rx)]

**Exceptions:**
None
### Compare Immediate (CMPI)

<table>
<thead>
<tr>
<th>Format:</th>
<th>CMPI rx, immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>Purpose:</td>
<td>Compare Immediate</td>
</tr>
</tbody>
</table>

To compare a constant with the contents of a GPR.

**Description:**
\[ T \leftarrow GPR[rx] \text{ XOR } \text{immediate} \]

The 8-bit `immediate` is zero-extended and Exclusive-ORed with the contents of GPR `rx`. The result is placed into GPR 24.

**Restrictions:**
None

**Operation:**
\[ GPR[24] \leftarrow GPR[\text{Xlat}(rx)] \text{ xor zeroExtend(immediate)} \]

**Exceptions:**
None
Compare Immediate (Extended) CMPI

<table>
<thead>
<tr>
<th>EXTEND</th>
<th>imm 10:5</th>
<th>imm 15:11</th>
<th>CMPI 01110</th>
<th>rx</th>
<th>000</th>
<th>imm 4:0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11110</td>
<td></td>
<td></td>
<td></td>
<td>5</td>
<td>0</td>
<td>5</td>
</tr>
</tbody>
</table>

**Format:** CMPI Rx, immediate

**Purpose:** Compare Immediate (Extended)

To compare a constant with the contents of a GPR.

**Description:** \( T \leftarrow GPR[rx] \text{ XOR } \text{immediate} \)

The 16-bit *immediate* is zero-extended and Exclusive-ORed with the contents of GPR rx. The result is placed into GPR 24.

**Restrictions:**
None

**Operation:**

\[
GPR[24] \leftarrow GPR[Xlat(rx)] \text{ xor zero_extend(immediate)}
\]

**Exceptions:**
None
Divide Word

**Format:** \texttt{DIV \textit{rx}, \textit{ry}}

**Purpose:** Divide Word

To divide 32-bit signed integers.

**Description:** \((\text{LO}, \text{HI}) \leftarrow \text{GPR}[\text{rx}] / \text{GPR}[\text{ry}]\)

The 32-bit word value in GPR \textit{rx} is divided by the 32-bit value in GPR \textit{ry}, treating both operands as signed values. The 32-bit quotient is placed into special register \textit{LO}, and the 32-bit remainder is placed into special register \textit{HI}.

No arithmetic exception occurs under any circumstances.

**Restrictions:**

If the divisor in GPR \textit{ry} is zero, the arithmetic result is \textbf{UNPREDICTABLE}.

**Operation:**

\[
\begin{align*}
\text{q} & \leftarrow \text{GPR[Xlat(\text{rx})]} \div \text{GPR[Xlat(\text{ry})]} \\
\text{r} & \leftarrow \text{GPR[Xlat(\text{rx})]} \mod \text{GPR[Xlat(\text{ry})]} \\
\text{LO} & \leftarrow \text{q} \\
\text{HI} & \leftarrow \text{r}
\end{align*}
\]

**Exceptions:**

None

**Programming Notes:**

No arithmetic exception occurs under any circumstances. If divide-by-zero or overfl w conditions are detected and some action taken, then the divide instruction is typically followed by additional instructions to check for a zero divisor and/or for overfl w. If the divide is asynchronous then the zero-divisor check can execute in parallel with the divide. The action taken on either divide-by-zero or overfl w is either a convention within the program itself, or more typically within the system software; one possibility is to take a BREAK exception with a code field value to signal the problem to the system software.

As an example, the C programming language in a UNIX® environment expects division by zero to either terminate the program or execute a program-specific signal handler. C does not expect overfl w to cause any exceptional condition. If the C compiler uses a divide instruction, it also emits code to test for a zero divisor and execute a BREAK instruction to inform the operating system if a zero is detected.

Where the size of the operands are known, software should place the shorter operand in GPR \textit{ry}. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.

In some processors the integer divide operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read \textit{LO} or \textit{HI} before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the divide so that other instructions can execute in parallel.

**Historical Perspective:**

In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an MFHI or MFLO, the result of the MFHI or MFLO is \textbf{UNPREDICTABLE}. Reads of the \textit{HI} or \textit{LO} special register must be separated from subseqe-
sequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.
Divide Unsigned Word

**Format:** `DIVU rx, ry`  
**MIPS16e**

**Purpose:** Divide Unsigned Word  
To divide 32-bit unsigned integers.

**Description:**  
\((LO, HI) \leftarrow \text{GPR}[rx] \div \text{GPR}[ry]\)  
The 32-bit word value in GPR \(rx\) is divided by the 32-bit value in GPR \(ry\), treating both operands as unsigned values. The 32-bit quotient is placed into special register \(LO\), and the 32-bit remainder is placed into special register \(HI\).

**Restrictions:**  
If the divisor in GPR \(ry\) is zero, the arithmetic result is **UNPREDICTABLE**.

**Operation:**

\[
q \leftarrow (0 \mid \text{GPR[Xlat(rx)]}) \div (0 \mid \text{GPR[Xlat(ry)]}) \\
\]

\[
r \leftarrow (0 \mid \text{GPR[Xlat(rx)]}) \mod (0 \mid \text{GPR[Xlat(ry)]}) \\
\]

\[
LO \leftarrow q \\
HI \leftarrow r
\]

**Exceptions:**  
None

**Programming Notes:**  
See “Programming Notes” for the **DIV** instruction.

**Historical Perspective:**  
In MIPS 1 through MIPS III, if either of the two instructions preceding the divide is an **MFHI** or **MFLO**, the result of the **MFHI** or **MFLO** is **UNPREDICTABLE**. Reads of the **HI** or **LO** special register must be separated from subsequent instructions that write to them by two or more instructions. This restriction was removed in MIPS IV and MIPS32 and all subsequent levels of the architecture.
**Jump and Link**

**Purpose:** Jump and Link

To execute a procedure call within the current 256 MB-aligned region and preserve the current ISA.

**Description:**
Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call. The value stored in GPR 31 bit 0 reflect the current value of the *ISA Mode* bit.

This is a PC-region branch (not PC-relative); the effective target address is in the “current” 256 MB-aligned region. The low 28 bits of the target address is the target field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address, preserving the ISA Mode bit. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

The opcode field describes a general jump-and-link operation, with the x field as a variable. The individual instructions, JAL and JALX have specific values for this variables.

**Restrictions:**
An extended instruction should not be placed in a jump delay slot as it causes one-half of an instruction to be executed.

Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

**Operation:**

\[
\begin{align*}
I: & \quad GPR[31] \leftarrow (PC + 6)_{GPRLEN-1..1} || ISAMode \\
I+1: & \quad PC \leftarrow PC_{GPRLEN-1..28} || target || 0^2
\end{align*}
\]

**Exceptions:**
None

**Programming Notes:**

Forming the jump target address by catenating PC and the 26-bit target address rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the boundary case where the jump instruction is in the last word of a 256 MB region and can therefore jump only to the following 256 MB region containing the jump delay slot.
Jump and Link Register

Purpose: Jump and Link Register

To execute a procedure call to an instruction address in a register.

Description: GPR[ra] ← return_addr, PC ← GPR[rx]

The program unconditionally jumps to the address contained in GPR rx, with a delay of one instruction. The instruction sets the ISA Mode bit to the value in GPR rx bit 0.

The address of the instruction following the delay slot is placed into GPR 31. The value stored in GPR 31 bit 0 reflects the current value of the ISA Mode bit.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the nd (no delay slot), l (link), and ra (source register is ra) field as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

Restrictions:

The effective target address in GPR rx must be naturally-aligned. If bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

An extended instruction should not be placed in a jump delay slot, because this causes one-half of an instruction to be executed.

Processor operation is UNPREDICTABLE if a branch or jump instruction is placed in the delay slot of a jump.

Operation:

I:
GPR[31] ← (PC + 4)GPRLEN-1..1 | ISAMode

I+1:
PC ← GPR[Xlat(rx)]GPRLEN-1..1 | 0
ISAMode ← GPR[Xlat(rx)]0

Exceptions:

None
Jump and Link Register, Compact

Format: JALRC ra, rx

Purpose: Jump and Link Register, Compact
To execute a procedure call to an instruction address in a register

Description: GPR[ra] ← return_addr, PC ← GPR[rx]
The program unconditionally jumps to the address contained in GPR rx, with no delay slot instruction. The instruction sets the ISA Mode bit to the value in GPR rx bit 0.
The address of the instruction following the jump is placed into GPR 31. The value stored in GPR 31 bit 0 reflect the current value of the ISA Mode bit.
Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.
The opcode and function field describe a general jump-thru-register operation, with the nd (no delay slot), l (link), and ra (source register is ra) field as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

Restrictions:
The effective target address in GPR rx must be naturally-aligned. If bit 0 is zero and bit 1 is one, an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

Operation:
I: GPR[31] ← (PC + 2)GPRLEN-1..1 || ISAMode
   PC ← GPR[Xlat(rx)]GPRLEN-1..1 || 0
   ISAMode ← GPR[Xlat(rx)]0

Exceptions:
None.

Programming Notes:
Unlike most “jump” instructions in the MIPS instruction set, JALRC does not have a delay slot.
Jump and Link Exchange (MIPS16e Format)  

**Format:** JALX target

**Purpose:** Jump and Link Exchange (MIPS16e Format)

To execute a procedure call within the current 256 MB-aligned region and change the ISA Mode from MIPS16e to 32-bit MIPS.

**Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call. The value stored in GPR 31 bit 0 reflect the current value of the **ISA Mode** bit.

This is a PC-region branch (not PC-relative); the effective target address is in the “current” 256 MB-aligned region. The low 28 bits of the target address is the **target** field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address, toggling the **ISA Mode** bit. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

The opcode field describes a general jump-and-link operation, with the **x** field as a variable. The individual instructions, JAL and JALX have specific values for this variables.

**Restrictions:**

An extended instruction should not be placed in a jump delay slot, because this causes one-half an instruction to be executed.

Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

**Operation:**

\[
\begin{align*}
\text{I:} & \quad \text{GPR}[31] \leftarrow (\text{PC} + 6)_{\text{GPRLEN}-1..1} || \text{ISAMode} \\
\text{I+1:} & \quad \text{PC} \leftarrow \text{PC}_{\text{GPRLEN}-1..28} || \text{target} || 0^2 \\
& \quad \text{ISAMode} \leftarrow (\text{not ISAMode})
\end{align*}
\]

**Exceptions:**

None

**Programming Notes:**

Forming the jump target address by concatenating PC and the 26-bit target address rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a jump to anywhere in the region from anywhere in the region which a signed relative offset would not allow.

This definition creates the boundary case where the jump instruction is in the last word of a 256 MB region and can therefore jump only to the following 256 MB region containing the jump delay slot.
### Jump and Link Exchange (32-bit MIPS Format)

**Format:** JALX target

**Purpose:** Jump and Link Exchange (32-bit MIPS Format)

To execute a procedure call within the current 256 MB-aligned region and change the ISA Mode from 32-bit MIPS to MIPS16e.

**Description:**

Place the return address link in GPR 31. The return link is the address of the second instruction following the branch, at which location execution continues after a procedure call. The value stored in GPR 31 bit 0 reflects the current value of the ISA Mode bit.

This is a PC-region branch (not PC-relative); the effective target address is in the “current” 256 MB-aligned region. The low 28 bits of the target address is the instr_index field shifted left 2 bits. The remaining upper bits are the corresponding bits of the address of the instruction in the delay slot (not the branch itself).

Jump to the effective target address, toggling the ISA Mode bit. Execute the instruction that follows the jump, in the branch delay slot, before executing the jump itself.

**Restrictions:**

Processor operation is UNPREDICTABLE if a branch, jump, ERET, DERET, or WAIT instruction is placed in the delay slot of a branch or jump.

**Operation:**

| I: | GPR[31] ← PC + 8 |
| I+1: | PC ← PC_{PREGLEN..28} || instr_index || 0^2 |
|     | ISAMode ← (not ISAMode) |

**Exceptions:**

None

**Programming Notes:**

Forming the branch target address by concatenating PC and index bits rather than adding a signed offset to the PC is an advantage if all program code addresses fit into a 256 MB region aligned on a 256 MB boundary. It allows a branch from anywhere in the region to anywhere in the region, an action not allowed by a signed relative offset.

This definition creates the following boundary case: When the branch instruction is in the last word of a 256 MB region, it can branch only to the following 256 MB region containing the branch delay slot.
Jump Register Through Register ra

**Purpose:** Jump Register Through Register ra

To execute a branch to the instruction address in the return address register.

**Description:**

\[ \text{PC} \leftarrow \text{GPR}[31] \]

The program unconditionally jumps to the address specified in GPR 31, with a delay of one instruction. The instruction sets the **ISA Mode** bit to the value in GPR 31 bit 0.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the \( nd \) (no delay slot), \( l \) (link), and \( ra \) (source register is ra') field as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

**Restrictions:**

The effective target address in GPR 31 must be naturally-aligned. If bit 0 is zero and bit 1 is one, then an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

An extended instruction should not be placed in a jump delay slot, because this causes one-half of an instruction to be executed.

Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

**Operation:**

\[
I+1: \quad \text{PC} \leftarrow \text{GPR}[31]_{\text{GPRLEN}-1..1} || 0 \\
\text{ISAMode} \leftarrow \text{GPR}[31]_0
\]

**Exceptions:**

None
Jump Register Through MIPS16e GPR

**Purpose:** Jump Register Through MIPS16e GPR

To execute a branch to an instruction address in a register.

**Description:**

PC ← GPR[rx]

The program unconditionally jumps to the address specified in GPR rx, with a delay of one instruction. The instruction sets the ISA Mode bit to the value in GPR rx[0].

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the nd (no delay slot), l (link), and ra (source register is ra) field as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

**Restrictions:**

The effective target address in GPR rx must be naturally aligned. If bit 0 is zero and bit 1 is one, then an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

An extended instruction should not be placed in a jump delay slot, because this causes one-half of an instruction to be executed.

Processor operation is **UNPREDICTABLE** if a branch or jump instruction is placed in the delay slot of a jump.

**Operation:**

\[ I+1: \quad PC \leftarrow GPR[Xlat(rx)]_{GPRLEN-1..1} \mid 0 \]

\[ ISAMode \leftarrow GPR[Xlat(rx)]_0 \]

**Exceptions:**

None
Jump Register Through Register ra, Compact

Purpose: Jump Register Through Register ra, Compact
To execute a branch to the instruction address in the return address register.

Description: \( \text{PC} \leftarrow \text{GPR}[\text{ra}] \)
The program unconditionally jumps to the address specified in GPR 31, with no delay slot instruction. The instruction sets the ISA Mode bit to the value in GPR 31 bit 0.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the \( nd \) (no delay slot), \( l \) (link), and \( ra \) (source register is \( ra \)) field as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

Restrictions:
The effective target address in GPR 31 must be naturally-aligned. If bit 0 is zero and bit 1 is one, then an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

Operation:
\[
\begin{align*}
\text{I: } & \text{PC} \leftarrow \text{GPR}[31]_{\text{GPRLEN}-1..1} | | 0 \\
          & \text{ISAMode} \leftarrow \text{GPR}[31]_0
\end{align*}
\]

Exceptions:
None.

Programming Notes:
Unlike most MIPS “jump” instructions, JRC does not have a delay slot.
Jump Register Through MIPS16e GPR, Compact

**Purpose:** Jump Register Through MIPS16e GPR, Compact

To execute a branch to an instruction address in a register

**Description:** 
\[ \text{PC} \leftarrow \text{GPR}[rx] \]

The program unconditionally jumps to the address specified in GPR \( rx \), with no delay slot instruction. The instruction sets the ISA Mode bit to the value in GPR \( rx \) bit 0.

Bit 0 of the target address is always zero so that no Address Exceptions occur when bit 0 of the source register is one.

The opcode and function field describe a general jump-thru-register operation, with the \( nd \) (no delay slot), \( l \) (link), and \( ra \) (source register is \( ra \)) field as variables. The individual instructions, JALR, JR, JALRC, and JRC have specific values for these variables.

**Restrictions:**

The effective target address in GPR \( rx \) must be naturally-aligned. If bit 0 is zero and bit 1 is one, then an Address Error exception occurs when the jump target is subsequently fetched as an instruction.

**Operation:**

\[
\begin{align*}
\text{I: } & \quad \text{PC} \leftarrow \text{GPR}[	ext{Xlat}(rx)]_{\text{GPRLEN}-1..1} \ || \ 0 \\
& \quad \text{ISAMode} \leftarrow \text{GPR}[	ext{Xlat}(rx)]_0
\end{align*}
\]

**Exceptions:**

None.

**Programming Notes:**

Unlike most MIPS “jump” instructions, JRC does not have a delay slot.
Load Byte

**Format:**  \( \text{LB } ry, \text{offset}(rx) \)

**Purpose:** Load Byte
To load a byte from memory as a signed value.

**Description:** \( GPR[ry] \leftarrow \text{memory}[GPR[rx] + \text{offset}] \)
The 5-bit \( \text{offset} \) is zero-extended, then added to the contents of GPR \( rx \) to form the effective address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into GPR \( ry \).

**Restrictions:**
None

**Operation:**
\[
\begin{align*}
\text{vAddr} & \leftarrow \text{zero extend}(\text{offset}) + GPR[Xlat(rx)] \\
(\text{pAddr}, \text{CCA}) & \leftarrow \text{AddressTranslation(} \text{vAddr}, \text{DATA}, \text{LOAD}) \\
\text{pAddr} & \leftarrow \text{pAddr}_{PSIZE-1..2} \ || \ (\text{pAddr}_{1..0} \ xor \ ReverseEndian^2) \\
\text{memword} & \leftarrow \text{LoadMemory}(\text{CCA}, \text{BYTE}, \text{pAddr}, \text{vAddr}, \text{DATA}) \\
\text{byte} & \leftarrow \text{vAddr}_{1..0} \ xor \ BigEndianCPU^2 \\
\text{GPR}[Xlat(ry)] & \leftarrow \text{sign extend} (\text{memword}_{7..8*\text{byte}..8*\text{byte}})
\end{align*}
\]

**Exceptions:**
TLB Refill, TLB I valid, Bus Error, Address Error
Load Byte (Extended)  

**Purpose:** Load Byte (Extended)  
To load a byte from memory as a signed value.

**Description:** GPR[ry] ← memory[GPR[rx] + offset]  
The 16-bit offset is sign-extended, then added to the contents of GPR rx to form the effective address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into GPR ry.

**Restrictions:**  
None

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR}[\text{Xlat}(\text{rx})] \\
(\text{pAddr}, \text{CCA}) & \leftarrow \text{AddressTranslation}(\text{vAddr}, \text{DATA}, \text{LOAD}) \\
\text{pAddr} & \leftarrow \text{pAddr}_{\text{PSIZE}-1..0} \mid (\text{pAddr}_{1..0} \text{xor ReverseEndian}^2) \\
\text{memword} & \leftarrow \text{LoadMemory}(\text{CCA}, \text{BYTE}, \text{pAddr}, \text{vAddr}, \text{DATA}) \\
\text{byte} & \leftarrow \text{vAddr}_{1..0} \text{xor BigEndianCPU}^2 \\
\text{GPR}[\text{Xlat}(\text{ry})] & \leftarrow \text{sign\_extend}(\text{memword}_{7..8*\text{byte}..8*\text{byte}})
\end{align*}
\]

**Exceptions:**  
TLB Refill, TLB I valid, Bus Error, Address Error
**Load Byte Unsigned**

<table>
<thead>
<tr>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>LBU</td>
<td>10100</td>
<td>rx</td>
<td></td>
<td>ry</td>
<td></td>
<td>offset</td>
<td></td>
</tr>
</tbody>
</table>

**Format:** LBU ry, offset(rx)  
MIPS16e

**Purpose:** Load Byte Unsigned
To load a byte from memory as an unsigned value

**Description:**  
GPR[ry] ← memory[GPR[rx] + offset]

The 5-bit offset is zero-extended, then added to the contents of GPR rx to form the effective address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into GPR ry.

**Restrictions:** None

**Operation:**

```
vAddr ← zero_extend(offset) + GPR[Xlat(rx)]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr_PSIZE-1..2 || (pAddr1..0 xor ReverseEndian2)
memword ← LoadMemory (CCA, BYTE, pAddr, vAddr, DATA)
byte ← vAddr1..0 xor BigEndianCPU2
GPR[Xlat(ry)] ← zero_extend(memword7..8*byte..8*byte)
```

**Exceptions:**  
TLB Refill, TLB I valid, Bus Error, Address Error
Load Byte Unsigned (Extended)

**LBU**

<table>
<thead>
<tr>
<th>EXTEND</th>
<th>offset 10:5</th>
<th>offset 15:11</th>
<th>LBU 10100</th>
<th>rx</th>
<th>ry</th>
<th>offset 4:0</th>
</tr>
</thead>
<tbody>
<tr>
<td>11110</td>
<td>5</td>
<td>6</td>
<td>5</td>
<td>3</td>
<td>3</td>
<td>5</td>
</tr>
</tbody>
</table>

**Format:** LBU ry, offset(rx)  

**MIPS16e**

**Purpose:** Load Byte Unsigned (Extended)

To load a byte from memory as an unsigned value

**Description:**

GPR[ry] ← memory[GPR[rx] + offset]

The 16-bit offset is sign-extended, then added to the contents of GPR rx to form the effective address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into GPR ry.

**Restrictions:**

None

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{sign\_extend}\text{(offset)} + \text{GPR}\{\text{Xlat}(rx)\} \\
(pAddr, CCA) & \leftarrow \text{AddressTranslation}\{\text{vAddr, DATA, LOAD}\} \\
pAddr & \leftarrow pAddr_{\text{PSIZE}-1..2} \ || \ (pAddr_{1..0} \text{ xor } \text{ReverseEndian}^2) \\
\text{memword} & \leftarrow \text{LoadMemory}\{\text{CCA, BYTE, pAddr, vAddr, DATA}\} \\
\text{byte} & \leftarrow \text{vAddr}_{1..0} \text{ xor } \text{BigEndianCPU}^2 \\
\text{GPR}\{\text{Xlat}(ry)\} & \leftarrow \text{zero\_extend}\{\text{memword}_{7,8*\text{byte}..8*\text{byte}}\}
\end{align*}
\]

**Exceptions:**

TLB Refill, TLB I valid, Bus Error, Address Error
Load Halfword

**Format:** \( \text{LH ry, offset(rx)} \)

**MIPS16e**

**Purpose:** Load Halfword

To load a halfword from memory as a signed value.

**Description:** \( \text{GPR}[ry] \leftarrow \text{memory}[\text{GPR}[rx] + \text{offset}] \)

The 5-bit offset is shifted left 1 bit, zero-extended, then added to the contents of GPR \( rx \) to form the effective address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into GPR \( ry \).

**Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{zero\_extend}(\text{offset} \ || \ 0) + \text{GPR}[\text{Xlat}(rx)] \\
\text{if } \text{vAddr} \neq 0 \text{ then} & \quad \text{SignalException(AddressError)} \\
\text{endif} \\
\text{pAddr} & \leftarrow \text{AddressTranslation}(\text{vAddr}, \text{DATA}, \text{LOAD}) \\
\text{memword} & \leftarrow \text{LoadMemory}(\text{CCA}, \text{HALFWORD}, \text{pAddr}, \text{vAddr}, \text{DATA}) \\
\text{byte} & \leftarrow \text{vAddr}_{1..0} \text{ xor } (\text{BigEndianCPU} \ || \ 0) \\
\text{GPR}[\text{Xlat}(ry)] & \leftarrow \text{sign\_extend}(\text{memword}_{15..8} \text{byte}..8\text{byte})
\end{align*}
\]

**Exceptions:**

TLB Refill, TLB I valid, Bus Error, Address Error
Load Halfword (Extended)

**Format:** LH ry, offset(rx)

**Purpose:** Load Halfword (Extended)
To load a halfword from memory as a signed value.

**Description:** GPR[ry] ← memory[GPR[rx] + offset]
The 16-bit offset is sign-extended and then added to the contents of GPR rx to form the effective address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into GPR ry.

**Restrictions:**
The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

**Operation:**

```plaintext
vAddr ← sign_extend(offset) + GPR[Xlat(rx)]
if vAddr0 ≠ 0 then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddrPSIZE–1..2 || (pAddr1..0 xor (ReverseEndian || 0))
memword ← LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr1..0 xor (BigEndianCPU || 0)
GPR[Xlat(ry)] ← sign_extend(memword15+8*byte..8*byte)
```

**Exceptions:**
TLB Refill, TLB I valid, Bus Error, Address Error
Load Halfword Unsigned

**Format:**  LHU $ry$, offset($rx$)

**Purpose:** Load Halfword Unsigned

To load a halfword from memory as an unsigned value.

**Description:** $GPR[ry] \leftarrow memory[GPR[rx] + offset]$

The 5-bit $offset$ is shifted left 1 bit, zero-extended, then added to the contents of $GPR rx$ to form the effective address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into $GPR ry$.

**Restrictions:**

The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
\begin{align*}
    vAddr & \leftarrow \text{zeroextend}(\text{offset} \ || \ 0) + GPR[Xlat(rx)] \\
    \text{if} \ vAddr_0 \neq 0 \ \text{then} & \quad \text{SignalException(AddressError)} \\
    \text{endif} \\
    (pAddr, CCA) & \leftarrow \text{AddressTranslation}(vAddr, \text{DATA}, \text{LOAD}) \\
    pAddr & \leftarrow pAddr_{PSIZE-1..2} \ || \ (pAddr_{1..0} \ xor \ (\text{ReverseEndian} \ || \ 0)) \\
    \text{memword} & \leftarrow \text{LoadMemory}(CCA, \text{HALFWORD}, pAddr, vAddr, \text{DATA}) \\
    \text{byte} & \leftarrow vAddr_{1..0} \ xor \ (\text{BigEndianCPU} \ || \ 0) \\
    GPR[Xlat(ry)] & \leftarrow \text{zeroextend}(**memword_{15+8*byte..8*byte}**) 
\end{align*}
\]

**Exceptions:**

TLB Refill, TLB I valid, Bus Error, Address Error
Load Halfword Unsigned (Extended)

**Format:**  \( \text{LHU} \ ry, \ offset(\text{rx}) \)  

**Purpose:** Load Halfword Unsigned (Extended)  
To load a halfword from memory as an unsigned value.

**Description:** \( \text{GPR}[\text{ry}] \leftarrow \text{memory}[\text{GPR}[\text{rx}] + \text{offset}] \)  
The 16-bit \( \text{offset} \) is sign-extended and then added to the contents of \( \text{GPR} \ \text{rx} \) to form the effective address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into \( \text{GPR} \ \text{ry} \).

**Restrictions:**  
The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
\begin{align*}
v\text{Addr} & \leftarrow \text{sign\_extend}(\text{offset}) + \text{GPR}[\text{Xlat}(\text{rx})] \\
\text{if} \ v\text{Addr} \neq 0 \text{ then} & \quad \text{SignalException(AddressError)} \\
\text{endif} \\
\text{(pAddr, CCA)} & \leftarrow \text{AddressTranslation} (v\text{Addr, DATA, LOAD}) \\
\text{pAddr} & \leftarrow \text{pAddr}_{\text{PSIZE}-1..2} \ || \ (\text{pAddr}_{1..0} \text{xor ReverseEndian} \ || \ 0) \\
\text{memword} & \leftarrow \text{LoadMemory} (\text{CCA, HALFWORD, pAddr, vAddr, DATA}) \\
\text{byte} & \leftarrow v\text{Addr}_{1..0} \text{xor (BigEndianCPU || 0)} \\
\text{GPR}[\text{Xlat}(\text{ry})] & \leftarrow \text{zero\_extend}(\text{memword}_{15+8\times\text{byte}..8\times\text{byte}})
\end{align*}
\]

**Exceptions:**  
TLB Refill, TLB I valid, Bus Error, Address Error
Load Immediate

Format: LI rx, immediate

Purpose: Load Immediate
To load a constant into a GPR.

Description: GPR[rx] ← immediate
The 8-bit immediate is zero-extended and then loaded into GPR rx.

Restrictions:
None

Operation:

GPR[Xlat(rx)] ← zero_extend(immediate)

Exceptions:
None
Load Immediate (Extended) LI

**Format:**  \( \text{LI } rx, \text{ immediate} \)

**MIPS16e**

**Purpose:** Load Immediate (Extended)

To load a constant into a GPR.

**Description:** \( \text{GPR}[rx] \leftarrow \text{immediate} \)

The 16-bit *immediate* is zero-extended and then loaded into GPR \( rx \).

**Restrictions:**

None

**Operation:**

\[
\text{GPR}[\text{Xlat}(rx)] \leftarrow \text{zero}_\text{extend}(\text{immediate})
\]

**Exceptions:**

None
Load Word

**Format:** $\text{LW} \ ry, \ offset(rx)$

**Purpose:** Load Word

To load a word from memory as a signed value.

**Description:** $\text{GPR}[ry] \leftarrow \text{memory}[\text{GPR}[rx] + \text{offset}]$

The 5-bit offset is shifted left 2 bits, zero-extended, then added to the contents of GPR $rx$ to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR $ry$.

**Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
v\text{Addr} \leftarrow \text{zero	extend}(\text{offset} || 0^2) + \text{GPR[Xlat(rx)]}
\]

\[
\text{if } v\text{Addr}_{1..0} \neq 0^2 \text{ then}
\]

\[
\text{SignalException(AddressError)}
\]

\[
\text{endif}
\]

\[
(p\text{Addr}, \text{CCA}) \leftarrow \text{AddressTranslation}(v\text{Addr}, \text{DATA}, \text{LOAD})
\]

\[
\text{memword} \leftarrow \text{LoadMemory}(\text{CCA}, \text{WORD}, p\text{Addr}, v\text{Addr}, \text{DATA})
\]

\[
\text{GPR[Xlat(ry)]} \leftarrow \text{memword}
\]

**Exceptions:**

TLB Refill, TLB I valid, Bus Error, Address Error
Load Word (Extended)

**Format:**  \[ \text{LW} \text{ ry, offset(rx)} \]

**Purpose:** Load Word (Extended)

To load a word from memory as a signed value.

**Description:**  \[ \text{GPR[ry]} \leftarrow \text{memory[GPR[rx] + offset]} \]

The 16-bit \( \text{offset} \) is sign-extended and then added to the contents of GPR \( \text{rx} \) to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR \( \text{ry} \).

**Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{sign_ext}(\text{offset}) + \text{GPR[Xlat(rx)]} \\
\text{if } \text{vAddr}_{1..0} & \neq 0^2 \text{ then} \\
& \quad \text{SignalException(AddressError)} \\
\text{endif} \\
(p\text{Addr}, \text{CCA}) & \leftarrow \text{AddressTranslation(vAddr, DATA, LOAD)} \\
\text{memword} & \leftarrow \text{LoadMemory}(\text{CCA, WORD, p\text{Addr, vAddr, DATA}}) \\
\text{GPR[Xlat(ry)]} & \leftarrow \text{memword}
\end{align*}
\]

**Exceptions:**

TLB Refill, TLB I valid, Bus Error, Address Error
Load Word (PC-Relative)

**Format:**  \( \text{LW } \text{rx, offset}(\text{pc}) \)

**MIPS16e**

**Purpose:** Load Word (PC-Relative)

To load a PC-relative word from memory as a signed value.

**Description:** \( \text{GPR}[\text{rx}] \leftarrow \text{memory}[\text{PC} + \text{offset}] \)

The 8-bit \( \text{offset} \) is shifted left 2 bits, zero-extended, and added either to the address of the LW instruction or to the address of the jump instruction in whose delay slot the LW is executed. The 2 lower bits of this result are cleared to form the effective address. The contents of the 32-bit word at the memory location specified by the effective address are loaded into GPR \( \text{rx} \).

**Restrictions:**
None

**Operation:**

\[
\begin{align*}
\text{I-1:} & \quad \text{base}_{-}\text{pc} \leftarrow \text{PC} \\
\text{I:} & \quad \text{if not (JumpDelaySlot(\text{PC})) then} \\
& \quad \text{base}_{-}\text{pc} \leftarrow \text{PC} \\
& \quad \text{endif} \\
& \quad \text{vAddr} \leftarrow (\text{base}_{-}\text{pc}GPRLEN-1..2 + \text{zero}_{-}\text{extend}(\text{offset})) \| 0^2 \\
& \quad (\text{pAddr, CCA}) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\
& \quad \text{memword} \leftarrow \text{LoadMemory (CCA, WORD, pAddr, vAddr, DATA)} \\
& \quad \text{GPR[Xlat(rx)]} \leftarrow \text{memword}
\end{align*}
\]

**Exceptions:**
TLB Refill, TLB I valid, Bus Error

**Programming Note**

For the purposes of watchpoints (provided by the CP0 \( \text{WatchHi} \) and \( \text{WatchLo} \) registers) and EJTAG breakpoints, the PC-relative reference is considered to be a data, rather than an instruction reference. That is, the watchpoint or breakpoint is triggered only if enabled for data references.
Load Word (PC-Relative, Extended)

**Format:** \( \text{LW} \; \text{rx}, \; \text{offset}(pc) \)

**Purpose:** Load Word (PC-Relative, Extended)

To load a PC-relative word from memory as a signed value.

**Description:**
\[ \text{GPR}[\text{rx}] \leftarrow \text{memory}[\text{PC} + \text{offset}] \]

The 16-bit *offset* is sign-extended and added to the address of the LW instruction; this forms the effective address. Before the addition, the 2 lower bits of the instruction address are cleared. The contents of the 32-bit word at the memory location specified by the effective address are loaded into GPR \( \text{rx} \).

**Restrictions:**
A PC-relative, extended LW may not be placed in the delay slot of a jump instruction.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**
\[
\begin{align*}
\text{vAddr} & \leftarrow (\text{PC}_{\text{GPRLEN}-1..2} \parallel 0^2) + \text{sign}_\text{extend}(\text{offset}) \\
\text{if } \text{vAddr}_{1..0} \neq 0^2 & \text{ then} \\
\quad & \text{SignalException(AddressError)} \\
\text{endif} \\
(\text{pAddr, CCA}) & \leftarrow \text{AddressTranslation}(\text{vAddr, DATA, LOAD}) \\
\text{memword} & \leftarrow \text{LoadMemory}(\text{CCA, WORD, pAddr, vAddr, DATA}) \\
\text{GPR}[\text{Xlat}(\text{rx})] & \leftarrow \text{memword}
\end{align*}
\]

**Exceptions:**
TLB Refill, TLB I valid, Bus Error, Address Error

**Programming Note**
For the purposes of watchpoints (provided by the CP0 *WatchHi* and *WatchLo* registers) and EJTAG breakpoints, the PC-relative reference is considered to be a data, rather than an instruction reference. That is, the watchpoint or breakpoint is triggered only if enabled for data references.
Load Word (SP-Relative)  

**Format:** \[ \text{LW rx, offset(sp)} \]  
**MIPS16e**

**Purpose:** Load Word (SP-Relative)  
To load an SP-relative word from memory as a signed value.

**Description:**  
\[ \text{GPR[rx] } \leftarrow \text{memory[GPR[sp] + offset]} \]  
The 8-bit \( \text{offset} \) is shifted left 2 bits, zero-extended, then added to the contents of GPR 29 to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR \( \text{rx} \).

**Restrictions:**  
The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**
\[ \text{vAddr } \leftarrow \text{zero_extend} \left( \text{offset } || \text{02} \right) + \text{GPR[29]} \]  
if \( \text{vAddr}_{1..0} \neq 0^2 \) then  
  \[ \text{SignalException(AddressError)} \]  
endif  
\[ \left( \text{pAddr, CCA} \right) \leftarrow \text{AddressTranslation} \left( \text{vAddr, DATA, LOAD} \right) \]  
\[ \text{memword } \leftarrow \text{LoadMemory} \left( \text{CCA, WORD, pAddr, vAddr, DATA} \right) \]  
\[ \text{GPR[Xlat(ry)] } \leftarrow \text{memword} \]

**Exceptions:**  
TLB Refill, TLB I valid, Bus Error, Address Error
Load Word (SP-Relative, Extended)

**Format:** \[\text{LW \text{rx}, \text{offset(sp)}}\]

**Purpose:** Load Word (SP-Relative, Extended)

To load an SP-relative word from memory as a signed value.

**Description:** \(\text{GPR[rx]} \leftarrow \text{memory[GPR[sp] + offset]}\)

The 16-bit \(\text{offset}\) is sign-extended and then added to the contents of GPR 29 to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR \text{rx}.

**Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
v\text{Addr} \leftarrow \text{sign\_extend(offset)} + \text{GPR[29]} \\
\text{if } v\text{Addr}_{1..0} \neq 0^2 \text{ then} \\
\quad \text{SignalException(AddressError)} \\
\text{endif} \\
(p\text{Addr}, \text{CCA}) \leftarrow \text{AddressTranslation (v\text{Addr}, DATA, LOAD)} \\
\text{memword} \leftarrow \text{LoadMemory (CCA, WORD, p\text{Addr}, v\text{Addr}, DATA)} \\
\text{GPR[Xlat(ry)]} \leftarrow \text{memword}
\]

**Exceptions:**

TLB Refill, TLB I valid, Bus Error, Address Error
Move From HI Register

Format: MFHI rx

Purpose: Move From HI Register
To copy the special purpose HI register to a GPR.

Description: GPR[rx] ← HI
The contents of special register HI are loaded into GPR rx.

Restrictions:
None

Operation:
GPR[Xlat(rx)] ← HI

Exceptions:
None

Historical Information:
In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not modify the HI register. If this restriction is violated, the result of the MFHI is UNPREDICTABLE. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.
Move From LO Register

**Format:** MFLO rx

**Purpose:** Move From LO Register

To copy the special purpose LO register to a GPR.

**Description:** GPR[rx] ← LO

The contents of special register LO are loaded into GPR rx.

**Restrictions:**
None

**Operation:**

GPR[Xlat(rx)] ← LO

**Exceptions:**
None

**Historical Information:**

In the MIPS I, II, and III architectures, the two instructions which follow the MFHI must not modify the HI register. If this restriction is violated, the result of the MFHI is UNPREDICTABLE. This restriction was removed in MIPS IV and MIPS32, and all subsequent levels of the architecture.
Format: MOVE r32, rz

Purpose: Move
To move the contents of a GPR to a GPR.

Description: GPR[r32] ← GPR[rz]
The contents of GPR rz are moved into GPR r32, and r32 can specify any one of the 32 GPRs.

Restrictions:
None

Operation:
GPR[r32] ← GPR[Xlat(rz)]

Exceptions:
None

Programming Notes:
The instruction word of 0x6500 (move $0,$16), expressed as NOP, is the assembly idiom used to denote no operation.
Move

**Format:**  MOVE ry, r32

**Purpose:** Move

To move the contents of a GPR to a GPR.

**Description:**

\[
\text{GPR}[\text{ry}] \leftarrow \text{GPR}[\text{r32}]
\]

The contents of GPR \textit{r32} are moved into GPR \textit{ry}, and \textit{r32} can specify any one of the 32 GPRs.

**Restrictions:**

None

**Operation:**

\[
\text{GPR[Xlat(ry)]} \leftarrow \text{GPR[r32]}
\]

**Exceptions:**

None
Multiply Word

Format:  MULT rx, ry

Purpose: Multiply Word
To multiply 32-bit signed integers.

Description: (LO, HI) ← GPR[rx] × GPR[ry]
The 32-bit word value in GPR rx is multiplied by the 32-bit value in GPR ry, treating both operands as signed values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register LO, and the high-order 32-bit word is placed into special register HI.

No arithmetic exception occurs under any circumstances.

Restrictions:
None

Operation:
prod ← GPR[Xlat(rx)] × GPR[Xlat(ry)]
LO ← sign_extend(prod31..0)
HI ← sign_extend(prod63..32)

Exceptions:
None

Programming Notes:
In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read LO or HI before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR rt. This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.
Multiply Unsigned Word

**Format:**  MULTU rx, ry

**Purpose:** Multiply Unsigned Word

To multiply 32-bit unsigned integers.

**Description:**

\[(LO, HI) \leftarrow GPR[rx] \times GPR[ry]\]

The 32-bit word value in GPR \(rx\) is multiplied by the 32-bit value in GPR \(ry\), treating both operands as unsigned values, to produce a 64-bit result. The low-order 32-bit word of the result is placed into special register \(LO\), and the high-order 32-bit word is placed into special register \(HI\).

No arithmetic exception occurs under any circumstances.

**Restrictions:**

None

**Operation:**

\[
\begin{align*}
\text{prod} & \leftarrow (0 || GPR[Xlat(rx)]) \times (0 || GPR[Xlat(ry)]) \\
LO & \leftarrow \text{sign_extend}(\text{prod}_{31..0}) \\
HI & \leftarrow \text{sign_extend}(\text{prod}_{63..32})
\end{align*}
\]

**Exceptions:**

None

**Programming Notes:**

In some processors the integer multiply operation may proceed asynchronously and allow other CPU instructions to execute before it is complete. An attempt to read \(LO\) or \(HI\) before the results are written interlocks until the results are ready. Asynchronous execution does not affect the program result, but offers an opportunity for performance improvement by scheduling the multiply so that other instructions can execute in parallel.

Programs that require overflow detection must check for it explicitly.

Where the size of the operands are known, software should place the shorter operand in GPR \(rt\). This may reduce the latency of the instruction on those processors which implement data-dependent instruction latencies.
Format:  \texttt{NEG \texttt{rx}, \texttt{ry}}

\textbf{Purpose:} Negate

To negate an integer value.

\textbf{Description:} GPR[rx] \leftarrow 0 - GPR[ry]

The contents of GPR \textit{ry} are subtracted from zero to form a 32-bit result. The result is placed in GPR \textit{rx}.

\textbf{Restrictions:}

None

\textbf{Operation:}

\begin{align*}
temp & \leftarrow 0 - \text{GPR[Xlat(ry)]} \\
\text{GPR[Xlat(rx)]} & \leftarrow \text{sign\_extend(temp31..0)}
\end{align*}

\textbf{Exceptions:}

None
No Operation

**NOP**

<table>
<thead>
<tr>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>I8</td>
<td>01100</td>
<td>MOV32R</td>
<td>0</td>
<td>000</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
</tbody>
</table>

**Format:** NOP

**MIPS16e Assembly Idiom**

**Purpose:** No Operation

To perform no operation.

**Description:**

NOP is the assembly idiom used to denote no operation. The actual instruction is interpreted by the hardware as MOVE $0,$16.

**Restrictions:**

None

**Operation:**

None

**Exceptions:**

None

**Programming Notes:**

The 0x6500 instruction word, which represents MOVE $0,$16, is the preferred NOP for software to use to fill jump delay slots and to pad out alignment sequences.
Format: `NOT rx, ry`  

Purpose: Not  

To complement an integer value  

Description: \[ \text{GPR}[rx] \leftarrow (\text{NOT GPR}[ry]) \]  

The contents of GPR \( ry \) are bitwise-inverted and placed in GPR \( rx \).  

Restrictions:  

None  

Operation:  

\[ \text{GPR[Xlat(rx)]} \leftarrow (\text{not GPR[Xlat(ry)])} \]  

Exceptions:  

None
Format: OR rx, ry

Purpose: Or
To do a bitwise logical OR.

Description: GPR[rx] ← GPR[rx] OR GPR[ry]
The contents of GPR ry are combined with the contents of GPR rx in a bitwise logical OR operation. The result is placed in GPR rx.

Restrictions:
None

Operation:
GPR[Xlat(rx)] ← GPR[Xlat(rx)] or GPR[Xlat(ry)]

Exceptions:
None
**Format:**

RESTORE {ra,}{s0/s1/s0-1,}{framesize} (All args are optional)

**Purpose:**

Restore Registers and Deallocate Stack Frame

To deallocate a stack frame before exit from a subroutine, restoring return address and static registers, and adjusting stack

**Description:**

\[ \text{GPR}[ra] \leftarrow \text{Stack and/or GPR}[17] \leftarrow \text{Stack and/or GPR}[16] \leftarrow \text{Stack}, \]
\[ \text{sp} \leftarrow \text{sp} + (\text{framesize} \times 8) \]

Restore the \( ra \) and/or GPR 16 and/or GPR 17 (\( s0 \) and \( s1 \) in the MIPS ABI calling convention) registers from the stack if the corresponding \( ra, s0, \) or \( s1 \) bits of the instruction are set, and adjust the stack pointer by 8 times the framesize value. Registers are loaded from the stack assuming higher numbered registers are stored at higher stack addresses. A framesize value of 0 is interpreted as a stack adjustment of 128.

The opcode and function field describe a general save/restore operation, with the \( s \) field as a variables. The individual instructions, RESTORE and SAVE have specific values for this variable.

**Restrictions:**

If either of the 2 least-significant bits of the stack pointer are not zero, and any of the \( ra, s0, \) or \( s1 \) bits are set, then an Address Error exception will occur.

**Operation:**

```plaintext
if framesize = 0 then
    temp ← GPR[29] + 128
else
    temp ← GPR[29] + (0 || (framesize << 3))
endif

temp2 ← temp
if ra = 1 then
    temp ← temp - 4
    GPR[31] ← LoadStackWord(temp)
endif
if s1 = 1 then
    temp ← temp - 4
    GPR[17] ← LoadStackWord(temp)
endif
if s0 = 1 then
    temp ← temp - 4
    GPR[16] ← LoadStackWord(temp)
endif
GPR[29] ← temp2
```

LoadStackWord(vaddr)

```plaintext
if vAddr1..0 ≠ 02 then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
LoadStackWord ← memword
enfunction LoadStackWord
```
Exceptions:
TLB refill, TLB invalid, Address error, Bus Error

Programming Notes:
This instruction executes for a variable number of cycles and performs a variable number of loads from memory. A full restart of the sequence of operations will be performed on return from any exception taken during execution.
Restore Registers and Deallocate Stack Frame (Extended)

**Format:**
RESTORE (ra,)(xsregs,)(aregs,)(framesize)(All arguments optional)

**MIPS16e**

**Purpose:** Restore Registers and Deallocate Stack Frame (Extended)

To deallocate a stack frame before exit from a subroutine, restoring return address and static registers from an extended static register set, and adjusting the stack.

**Description:**

GPR[ra] ← Stack and/or GPR[18-23,30] ← Stack and/or GPR[17] ← Stack and/or GPR[4-7] ← Stack, sp ← sp + (framesize * 8)

Restore the ra register from the stack if the ra bit is set in the instruction. Restore from the stack the number of registers in the set GPR[18-23,30] indicated by the value of the xsregs field. Restore from the stack GPR[16] and/or GPR[17] (s0 and s1 in the MIPS ABI calling convention) from the stack if the corresponding s0 and s1 bits of the instruction are set, restore from the stack the number of registers in the range GPR[4-7] indicated by the aregs field and adjust the stack pointer by 8 times the 8-bit concatenated framesize value. Registers are loaded from the stack assuming higher numbered registers are stored at higher stack addresses.

**Interpretation of the aregs Field**

In the standard MIPS ABIs, GPR[4-7] are designated as argument passing registers, a0-a3. When they are so used, they must be saved on the stack at locations allocated by the caller of the routine being entered, but need not be restored on subroutine exit. In other MIPS16e calling sequences, however, it is possible that some of the registers GPR[4-7] need to be saved as static registers on the local stack instead of on the caller stack, and restored before return from the subroutine. The encoding used for the aregs field of an extended RESTORE instruction is the same as that used for the extended SAVE, but since argument registers can be ignored for the purposes of a RESTORE, only the registers treated as static need be handled. The following table shows the RESTORE encoding of the aregs field.
Restrictions:
If either of the 2 least-significant bits of the stack pointer are not zero, and any of the \( \text{ra} \), \( s0 \), \( s1 \), or \( \text{xsregs} \) field are non-zero or the \( \text{aregs} \) field contains an encoding that implies a register load, then an Address Error exception will occur.

Operation:

\[
\text{temp} \leftarrow \text{GPR}[29] + (0 \ |\ (\text{framesize} << 3))
\]

\[
\text{temp2} \leftarrow \text{temp}
\]

if \( \text{ra} = 1 \) then

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[31] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

if \( \text{xsregs} > 0 \) then

if \( \text{xsregs} > 1 \) then

if \( \text{xsregs} > 2 \) then

if \( \text{xsregs} > 3 \) then

if \( \text{xsregs} > 4 \) then

if \( \text{xsregs} > 5 \) then

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[30] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[23] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[22] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[21] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[20] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[19] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[18] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

if \( s1 = 1 \) then

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[17] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

if \( s0 = 1 \) then

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[16] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[15] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[14] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[13] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[12] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[11] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[10] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[9] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[8] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[7] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[6] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[5] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[4] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[3] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[2] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[1] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif

\[
\text{temp} \leftarrow \text{temp} - 4
\]

\[
\text{GPR}[0] \leftarrow \text{LoadStackWord}(\text{temp})
\]

endif
temp ← temp - 4
GPR[16] ← LoadStackWord(temp)
endif

case aregs of
  0b0000 0b0100 0b1000 0b1010: astatic ← 0
  0b0001 0b0101 0b1001 0b1011: astatic ← 1
  0b0010 0b0110 0b1010: astatic ← 2
  0b0011 0b0111: astatic ← 3
  0b1011: astatic ← 4
  otherwise: UNPREDICTABLE
endcase

if astatic > 0 then
  temp ← temp - 4
  GPR[7] ← LoadStackWord(temp)
if astatic > 1 then
  temp ← temp - 4
  GPR[6] ← LoadStackWord(temp)
if astatic > 2 then
  temp ← temp - 4
  GPR[5] ← LoadStackWord(temp)
if astatic > 3 then
  temp ← temp - 4
  GPR[4] ← LoadStackWord(temp)
endif
endif
endif

GPR[29] ← temp2
LoadStackWord(vaddr)
  if vAddr1..0 ≠ 02 then
    SignalException(AddressError)
  endif
  (pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
  memword ← LoadMemory (CCA, WORD, pAddr, vAddr, DATA)
  LoadStackWord ← memword
enfunction LoadStackWord

Exceptions:
TLB refill, TLB i valid, Address error, Bus Error

Programming Notes:
This instruction executes for a variable number of cycles and performs a variable number of loads from memory. A full restart of the sequence of operations will be performed on return from any exception taken during execution.

Behavior of the processor is UNPREDICTABLE for Reserved values of aregs.
Save Registers and Set Up Stack Frame

**Format:**  
SAVE {ra,}{s0/s1/s0-1,}{framesize} (All arguments are optional)

**MIPS16e**

**Purpose:** Save Registers and Set Up Stack Frame

To set up a stack frame on entry to a subroutine, saving return address and static registers, and adjusting stack

**Description:**

```
Stack  ← GPR[ra] and/or Stack  ← GPR[17] and/or Stack  ← GPR[16],
sp  ← sp − (framesize * 8)
```

Save the ra and/or GPR 16 and/or GPR 17 (s0 and s1 in the MIPS ABI calling convention) on the stack if the corresponding ra, s0, and s1 bits of the instruction are set, and adjust the stack pointer by 8 times the framesize value. Registers are stored with higher numbered registers at higher stack addresses. A framesize value of 0 is interpreted as a stack adjustment of 128.

The opcode and function field describe a general save/restore operation, with the s field as a variables. The individual instructions, RESTORE and SAVE have specific values for this variable.

**Restrictions:**

If either of the 2 least-significant bits of the stack pointer are not zero, and any of the ra, s0, or s1 bits are set, then an Address Error exception will occur.

**Operation:**

```
temp  ← GPR[29]
if ra = 1 then
    temp  ← temp − 4
    StoreStackWord(temp, GPR[31])
endif
if s1 = 1 then
    temp  ← temp − 4
    StoreStackWord(temp, GPR[17])
endif
if s0 = 1 then
    temp  ← temp − 4
    StoreStackWord(temp, GPR[16])
endif
if framesize = 0 then
    temp  ← GPR[29] − 128
else
    temp  ← GPR[29] − (0 || (framesize << 3))
endif
GPR[29]  ← temp

StoreStackWord(vaddr, value)
if vAddr1..0 ≠ 02 then
    SignalException(AddressError)
endif
(pAddr, CCA)  ← AddressTranslation (vAddr, DATA, STORE)
dataword  ← value
StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
endfunction StoreStackWord
```
Exceptions:
TLB refill, TLB invalid, TLB modified, Address error, Bus Error

Programming Notes:
This instruction executes for a variable number of cycles and performs a variable number of stores to memory. A full restart of the sequence of operations will be performed on return from any exception taken during execution.
Save Registers and Set Up Stack Frame (Extended)

**Format:**  
\[\text{SAVE } \{\text{ra,}\{\text{xsregs,}\}\{\text{aregs,}\}\{\text{framesize}\}\} \text{ (All arguments optional)}\]  

**MIPS16e**

**Purpose:**  
Save Registers and Set Up Stack Frame (Extended)

To set up a stack frame on entry to a subroutine, saving return address, static, and argument registers, and adjusting the stack

**Description:**  
Stack \(\leftarrow\) GPR[ra] and/or Stack \(\leftarrow\) GPR[18-23,30] and/or Stack \(\leftarrow\) GPR[17] and/or Stack \(\leftarrow\) GPR[4-7], sp \(\leftarrow\) sp - (framesize \times 8)

Save registers GPR[4-7] specified to be treated as incoming arguments by the aregs field. Save the ra register on the stack if the ra bit of the instruction is set. Save the number of registers in the set GPR[18-23, 30] indicated by the value of the xsregs field and/or GPR[16] and/or GPR[17] (s0 and s1 in the MIPS ABI calling convention) on the stack if the corresponding s0 and s1 bits of the instruction are set. Save the number of registers in the range GPR[4-7] that are to be treated as static registers as indicated by the aregs field and adjust the stack pointer by 8 times the 8-bit concatenated framesize value. Registers are stored with higher numbered registers at higher stack addresses.

**Interpretation of the aregs Field**

In the standard MIPS ABIs, GPR[4-7] are designated as argument passing registers, a0-a3. When they are so used, they must be saved on the stack at locations allocated by the caller of the routine being entered. In other MIPS16e calling sequences, however, it is possible that some of the registers GPR[4-7] will need to be saved as static registers on the local stack instead of on the caller stack. The encoding of the aregs field allows for 0-4 arguments, 0-4 statics, and for mixtures of the two. Registers are bound to arguments in ascending order, a0, a1, a2, and a3, and thus assigned to static values in the reverse order, GPR[7], GPR[6], GPR[5], and GPR[4]. The following table shows the encoding of the aregs field

<table>
<thead>
<tr>
<th>aregs Encoding (binary)</th>
<th>Registers Saved as Arguments</th>
<th>Registers Saved as Static Registers</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0 0 0</td>
<td>None</td>
<td>None</td>
</tr>
<tr>
<td>0 0 0 1</td>
<td>None</td>
<td>GPR[7]</td>
</tr>
<tr>
<td>0 0 1 0</td>
<td>None</td>
<td>GPR[6], GPR[7]</td>
</tr>
<tr>
<td>0 0 1 1</td>
<td>None</td>
<td>GPR[5], GPR[6], GPR[7]</td>
</tr>
<tr>
<td>0 1 0 0</td>
<td>a0</td>
<td>None</td>
</tr>
<tr>
<td>0 1 0 1</td>
<td>a0</td>
<td>GPR[7]</td>
</tr>
<tr>
<td>0 1 1 0</td>
<td>a0</td>
<td>GPR[6], GPR[7]</td>
</tr>
<tr>
<td>0 1 1 1</td>
<td>a0</td>
<td>GPR[5], GPR[6], GPR[7]</td>
</tr>
<tr>
<td>1 0 0 0</td>
<td>a0, a1</td>
<td>None</td>
</tr>
<tr>
<td>1 0 0 1</td>
<td>a0, a1</td>
<td>GPR[7]</td>
</tr>
<tr>
<td>1 0 1 0</td>
<td>a0, a1</td>
<td>GPR[6], GPR[7]</td>
</tr>
<tr>
<td>1 0 1 1</td>
<td>None</td>
<td>GPR[4], GPR[5], GPR[6], GPR[7]</td>
</tr>
</tbody>
</table>
Restrictions:

If either of the 2 least-significant bits of the stack pointer are not zero, and any of the \( ra, s0, s1, \) or \( xsregs \) field are non-zero or the \( aregs \) field contains a value that implies a register store, then an Address Error exception will occur.

Operation:

\[
\begin{align*}
temp & \leftarrow \text{GPR}[29] \\
temp2 & \leftarrow \text{GPR}[29] \\
\text{case aregs of} & \\
0b0000 0b0001 & 0b0010 0b0011 0b1011: \ args \leftarrow 0 \\
0b0100 0b0101 & 0b0110 0b0111: \ args \leftarrow 1 \\
0b1000 0b1001 & 0b1010: \ args \leftarrow 2 \\
0b1100 0b1101: & \ args \leftarrow 3 \\
0b1110: & \ args \leftarrow 4 \\
\text{otherwise: UNPREDICTABLE} & \\
\end{align*}
\]

endcase

if \( args > 0 \) then
    \text{StoreStackWord}(temp, \text{GPR}[4])
    \text{if \( args > 1 \) then}
        \text{StoreStackWord}(temp + 4, \text{GPR}[5])
        \text{if \( args > 2 \) then}
            \text{StoreStackWord}(temp + 8, \text{GPR}[6])
            \text{if \( args > 3 \) then}
                \text{StoreStackWord}(temp + 12, \text{GPR}[7])
        \text{endif}
    \text{endif}
\text{endif}
\text{endif}

if \( ra = 1 \) then
    temp \leftarrow temp - 4
    \text{StoreStackWord}(temp, \text{GPR}[31])
\text{endif}

if \( xsregs > 0 \) then
    \text{if \( xsregs > 1 \) then}
        \text{if \( xsregs > 2 \) then}
            \text{if \( xsregs > 3 \) then}
                \text{if \( xsregs > 4 \) then}
                    \text{if \( xsregs > 5 \) then}
                        \text{temp} \leftarrow \text{temp} - 4
                        \text{StoreStackWord}(temp, \text{GPR}[30])
                    \text{endif}
                    \text{temp} \leftarrow \text{temp} - 4
                    \text{StoreStackWord}(temp, \text{GPR}[23])
                \text{endif}
                \text{temp} \leftarrow \text{temp} - 4
            \text{endif}
        \text{endif}
    \text{endif}
\text{endif}
```c
StoreStackWord(temp, GPR[22])
endif
  temp ← temp - 4
StoreStackWord(temp, GPR[21])
endif
  temp ← temp - 4
StoreStackWord(temp, GPR[20])
endif
  temp ← temp - 4
StoreStackWord(temp, GPR[19])
endif
  temp ← temp - 4
StoreStackWord(temp, GPR[18])
endif
if s1 = 1 then
  temp ← temp - 4
  StoreStackWord(temp, GPR[17])
endif
if s0 = 1 then
  temp ← temp - 4
  StoreStackWord(temp, GPR[16])
endif
case aregs of
  0b0000 0b0100 0b1000 0b1100 0b1110: astatic ← 0
  0b0001 0b0101 0b1001 0b1101: astatic ← 1
  0b0010 0b0110 0b1010: astatic ← 2
  0b0011 0b0111: astatic ← 3
  0b1011: astatic ← 4
  otherwise: UNPREDICTABLE
endcase
if astatic > 0 then
  temp ← temp - 4
  StoreStackWord(temp, GPR[7])
if astatic > 1 then
  temp ← temp - 4
  StoreStackWord(temp, GPR[6])
if astatic > 2 then
  temp ← temp - 4
  StoreStackWord(temp, GPR[5])
if astatic > 3 then
  temp ← temp - 4
  StoreStackWord(temp, GPR[4])
endif
endif
temp ← temp2 - (0 || (framesize << 3))
GPR[29] ← temp
StoreStackWord(vaddr, value)
  if vAddr1..0 ≠ 02 then
    SignalException(AddressError)
  endif
  (pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
dataword ← value
  StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
endfunction StoreStackWord
```

127 MIPS32® Architecture for Programmers Volume IV-a: The MiPS16e™ Application-Specific Extension to the MIPS32® Architecture, Revision 2.63
Exceptions:
TLB refill, TLB invalid, TLB modified, Address error, Bus Error

Programming Notes:
This instruction executes for a variable number of cycles and performs a variable number of stores to memory. A full restart of the sequence of operations will be performed on return from any exception taken during execution.

Behavior of the processor is UNPREDICTABLE for Reserved values of aregs.
Store Byte

Format: \( SB \ ry, \text{offset}(rx) \)

MIPS16e

Purpose: Store Byte

To store a byte to memory.

Description: \( \text{memory}[GPR[rx] + \text{offset}] \leftarrow GPR[ry] \)

The 5-bit \( \text{offset} \) is zero-extended, then added to the contents of GPR \( rx \) to form the effective address. The least-significant byte of GPR \( ry \) is stored at the effective address.

Restrictions:

None

Operation:

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{zero_extend(\text{offset})} + \text{GPR[Xlat(rx)]} \\
\text{pAddr} & \leftarrow \text{AddressTranslation(vAddr, DATA, STORE)} \\
\text{pAddr} & \leftarrow \text{pAddr}_{\text{PSIZE}-1..2} || (\text{pAddr}_{1..0} \ xor \ \text{ReverseEndian}^2) \\
\text{bytesel} & \leftarrow \text{vAddr}_{1..0} \ xor \ \text{BigEndianCPU}^2 \\
\text{dataword} & \leftarrow \text{GPR}[rt]_{31-8*\text{bytesel}.0} || 0^{8*\text{bytesel}} \\
\text{StoreMemory(CCA, BYTE, dataword, pAddr, vAddr, DATA)}
\end{align*}
\]

Exceptions:

TLB Refill, TLB I valid, TLB Modified, Bus Error, Address Error
**Store Byte (Extended)**

**Format:** $\text{SB } ry, \text{ offset}(rx)$

**Purpose:** Store Byte (Extended)

To store a byte to memory.

**Description:**

To store a byte to memory.

The 16-bit $\text{offset}$ is sign-extended and then added to the contents of GPR $rx$ to form the effective address. The least-significant byte of GPR $ry$ is stored at the effective address.

**Restrictions:**

None

**Operation:**

1. $v\text{Addr} \leftarrow \text{sign}_{\text{extend}}(\text{offset}) + \text{GPR[Xlat}(rx)]$
2. $(p\text{Addr}, \text{CCA}) \leftarrow \text{AddressTranslation} (v\text{Addr}, \text{DATA, STORE})$
3. $p\text{Addr} \leftarrow p\text{Addr}_{\text{PSIZE}-1..2} || (p\text{Addr}_{1..0} \text{xor ReverseEndian}^2)$
4. $\text{bytesel} \leftarrow v\text{Addr}_{1..0} \text{xor BigEndianCPU}^2$
5. $\text{dataword} \leftarrow \text{GPR[rt]}_{31-8}\text{bytesel}_{0..0} || 0^8\text{bytesel}$
6. $\text{StoreMemory} (\text{CCA, BYTE, dataword, pAddr, vAddr, DATA})$

**Exceptions:**

TLB Refill, TLB I valid, TLB Modified, Bus Error, Address Error
Software Debug Breakpoint

**Format:**  SDBBP code

**Purpose:** Software Debug Breakpoint

To cause a debug breakpoint exception

**Description:**

This instruction causes a debug exception, passing control to the debug exception handler. If the processor is executing in Debug Mode when the SDBBP instruction is executed the exception is a Debug Mode Exception, which sets the `DebugDExcCode` field to the value 0x9 (Bp). The `code` field can be used for passing information to the debug exception handler, and is retrieved by the debug exception handler only by loading the contents of the memory word containing the instruction, using the `DEPC` register. The CODE field is not used in any way by the hardware.

**Restrictions:**

**Operation:**

```plaintext
If DebugDM = 0 then
    SignalDebugBreakpointException()
else
    SignalDebugModeBreakpointException()
endif
```

**Exceptions:**

Debug Breakpoint Exception
Debug Mode Breakpoint Exception
Sign-Extend Byte

**Purpose:** Sign-Extend Byte

Sign-extend least significant byte in register \(rx\).

**Description:**

\[ GPR[rx] \leftarrow \text{sign\_extend}(GPR[rx]7..0) \]

The least significant byte of GP \(rx\) is sign-extended and the value written back to \(rx\).

**Restrictions:**

None

**Operation:**

\[
\begin{align*}
\text{temp} & \leftarrow GPR[\text{Xlat}(rx)] \\
GPR[\text{Xlat}(rx)] & \leftarrow \text{sign\_extend}(\text{temp}7..0)
\end{align*}
\]

**Exceptions:**

None.

**Programming Notes:**

None.

---

**Format:** \( \text{SEB } rx \)

MIPS16e
Sign-Extend Halfword

<table>
<thead>
<tr>
<th>RR</th>
<th>rx</th>
<th>SEH</th>
<th>CNVT</th>
</tr>
</thead>
<tbody>
<tr>
<td>11101</td>
<td>3</td>
<td>101</td>
<td>10001</td>
</tr>
</tbody>
</table>

**Format:** SEH rx

**Purpose:** Sign-Extend Halfword

Sign-extend least significant word in register rx.

**Description:**

\[
\text{GPR[rx]} \leftarrow \text{sign\_extend}(\text{GPR[rx]}_{15..0});
\]

The least significant half word of GPR rx is sign-extended and the value written back to rx.

**Restrictions:**

None

**Operation:**

\[
\begin{align*}
\text{temp} & \leftarrow \text{GPR[Xlat(rx)]} \\
\text{GPR[Xlat(rx)]} & \leftarrow \text{sign\_extend}(\text{temp}_{15..0})
\end{align*}
\]

**Exceptions:**

None.

**Programming Notes:**

None.
Store Halfword

Format: SH ry, offset(rx)

Purpose: Store Halfword
To store a halfword to memory.

Description: memory[GPR[rxGPR[ + offset] ← GPR[ry]
The 5-bit offset is shifted left 1 bit, zero-extended, and then added to the contents of GPR rx to form the effective address. The least-significant half word of GPR ry is stored at the effective address.

Restrictions:
The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

Operation:

```plaintext
vAddr ← zero_extend(offset || 0) + GPR[Xlat(rx)]
if vAddr0 ≠ 0 then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddrPSIZE-1..2 || (pAddr1..0 xor (ReverseEndian || 0))
bytesel ← vAddr11..0 xor (BigEndianCPU || 0)
dataword ← GPR[Xlat(ry)]31-8*bytesel..0 || 08*bytesel
StoreMemory (CCA, HALFWORD, dataword, pAddr, vAddr, DATA)
```

Exceptions:
TLB Refill, TLB I valid, TLB Modified, Bus Error, Address Error
Store Halfword (Extended)

**Format:** \( \text{SH } ry, \text{ offset}(rx) \)

**Purpose:** Store Halfword (Extended)
To store a halfword to memory.

**Description:** memory\[GPR[rx] + offset\] ← GPR\[ry]\n
The 16-bit offset is sign-extended and then added to the contents of GPR \( rx \) to form the effective address. The least-significant halfword of GPR \( ry \) is stored at the effective address.

**Restrictions:**
The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

**Operation:**
\[
vAddr ← \text{sign\_extend(offset)} + \text{GPR[Xlat(rx)]}
\]
if \( vAddr_0 ≠ 0 \) then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddr_{\text{PSIZE}-1..2} \parallel (pAddr_{1..0} \text{xor (ReverseEndian || 0)})
bytesel ← vAddr_{11..0} \text{xor (BigEndianCPU || 0)}
dataword ← \text{GPR[Xlat(ry)]}_{31-8*\text{bytesel..0} \parallel 0^8*\text{bytesel}}
StoreMemory (CCA, HALFWORD, dataword, pAddr, vAddr, DATA)

**Exceptions:**
TLB Refill, TLB I valid, TLB Modified, Bus Error, Address Error
Shift Word Left Logical

Format: \texttt{SLL \textit{rx}, \textit{ry}, \textit{sa}}

Purpose: Shift Word Left Logical

To execute a left-shift of a word by a fixed number of bits—1 to 8 bits.

Description: \( \text{GPR}[\textit{rx}] \leftarrow \text{GPR}[\textit{ry}] \ll \text{sa} \)

The 32-bit contents of GPR \textit{ry} are shifted left, and zeros are inserted into the emptied low-order bits. The 3-bit \textit{sa} field specifies the shift amount. A shift amount of 0 is interpreted as a shift amount of 8. The result is placed into GPR \textit{rx}.

Restrictions:

None

Operation:

\[
\begin{align*}
\text{if } \text{sa} &= 0^3 \text{ then} \\
&\quad s \leftarrow 8 \\
\text{else} \\
&\quad s \leftarrow 0^2 \gg \text{sa} \\
\text{endif} \\
&\quad \text{temp} \leftarrow \text{GPR[Xlat(ry)]}(31-s)\ldots0 \gg 0^5 \\
&\quad \text{GPR[Xlat(rx)]} \leftarrow \text{temp}
\end{align*}
\]

Exceptions:

None
Shift Word Left Logical (Extended)  

Format:  
\[
\text{SLL } rx, \, ry, \, sa
\]

Purpose:  
Shift Word Left Logical (Extended)
To execute a left-shift of a word by a fixed number of bits—0 to 31 bits.

Description:  
\[
\text{GPR}[rx] \leftarrow \text{GPR}[ry] \ll sa
\]
The 32-bit contents of GPR \(ry\) are shifted left, and zeros are inserted into the emptied low-order bits. The 5-bit \(sa\) field specifies the shift amount. The result is placed into \(rx\).

Restrictions:
None

Operation:
\[
\begin{align*}
s & \leftarrow sa \\
temp & \leftarrow \text{GPR[Xlat}(ry)\}_{31-s}.0 \ || \ 0^s \\
\text{GPR[Xlat}(rx)\} & \leftarrow temp
\end{align*}
\]

Exceptions:
None
Shift Word Left Logical Variable

MIPS32® Architecture for Programmers Volume IV-a: The MIPS16e™ Application-Specific Extension to the MIPS32® Architecture, Revision 2.63

Format:  SLLV ry, rx

Purpose:  Shift Word Left Logical Variable

To execute a left-shift of a word by a variable number of bits.

Description:  GPR[ry] ← GPR[ry] << GPR[rx]

The 32-bit contents of GPR ry are shifted left, and zeros are inserted into the emptied low-order bits; the result word is and placed back in GPR ry. The 5 low-order bits of GPR rx specify the shift amount.

Restrictions:

None

Operation:

s ← GPR[Xlat(rx)][4..0]
temp ← GPR[Xlat(ry)][31-s]..0 || 0s
GPR[Xlat(ry)] ← temp

Exceptions:

None
Set on Less Than

**Format:**  $\text{SLT } \text{rx, ry}$  

**Purpose:** Set on Less Than
To record the result of a less-than comparison.

**Description:** $T \leftarrow (\text{GPR}[\text{rx}] < \text{GPR}[\text{ry}])$

The contents of GPR $\text{ry}$ are subtracted from the contents of GPR $\text{rx}$. Considering both quantities as signed integers, if the contents of GPR $\text{rx}$ are less than the contents of GPR $\text{ry}$, the result is set to $1$ (true); otherwise, the result is set to $0$ (false). This result is placed into GPR $24$.

**Restrictions:**
None

**Operation:**

\[
\begin{align*}
\text{if } \text{GPR[Xlat(rx)] < GPR[Xlat(ry)]} \text{ then} \\
\text{GPR[24]} & \leftarrow \text{GPRLEN-1} \parallel 1 \\
\text{else} & \\
\text{GPR[24]} & \leftarrow \text{GPRLEN}
\end{align*}
\]

**Exceptions:**
None
Set on Less Than Immediate

**Format:** SLTI rx, immediate

**Purpose:** Set on Less Than Immediate
To record the result of a less-than comparison with a constant.

**Description:**
\[ T \leftarrow (GPR[rx] < \text{immediate}) \]
The 8-bit `immediate` is zero-extended and subtracted from the contents of GPR `rx`. Considering both quantities as signed integers, if GPR `rx` is less than the zero-extended `immediate`, the result is set to 1 (true); otherwise, the result is set to 0 (false). The result is placed into GPR 24.

**Restrictions:**
None

**Operation:**
\[
\begin{align*}
\text{if } & GPR[\text{Xlat(rx)}] < \text{zero\_extend(immediate)} \text{ then} \\
& \quad GPR[24] \leftarrow 0^{GPRLEN-1} || 1 \\
\text{else} & \quad GPR[24] \leftarrow 0^{GPRLEN} \\
& \text{endif}
\end{align*}
\]

**Exceptions:**
None
Set on Less Than Immediate (Extended)  

**Format:**  
SLTI rx, immediate

**MIPS16e**

**Purpose:** Set on Less Than Immediate (Extended)  
To record the result of a less-than comparison with a constant.

**Description:**  
\[ T \leftarrow (GPR[rx] < \text{sign-extend}(\text{immediate})) \]

The 16-bit *immediate* is sign-extended and subtracted from the contents of GPR \(rx\). Considering both quantities as signed integers, if GPR \(rx\) is less than the sign-extended \(\text{immediate}\), the result is set to 1 (true); otherwise, the result is set to 0 (false). The result is placed into GPR 24.

**Restrictions:**
None

**Operation:**
```
if GPR[Xlat(rx)] < sign_extend(immediate) then
    GPR[24] ← 0^{GPRLEN-1} || 1
else
    GPR[24] ← 0^{GPRLEN}
endif
```

**Exceptions:**
None
**Set on Less Than Immediate Unsigned**

**Format:**  
SLTIU rx, immediate

**MIPS16e**

**Purpose:** Set on Less Than Immediate Unsigned  
To record the result of an unsigned less-than comparison with a constant.

**Description:**  
\[ T \leftarrow (GPR[rx] < \text{immediate}) \]

The 8-bit immediate is zero-extended and subtracted from the contents of GPR rx. Considering both quantities as unsigned integers, if GPR rx is less than the zero-extended immediate, the result is set to 1 (true); otherwise, the result is set to 0 (false). The result is placed into GPR 24.

**Restrictions:**  
None

**Operation:**

```c
if (0 || GPR[Xlat(rx)]) < (0 || zero_extend(immediate)) then
    GPR[24] ← 0^{GPRLEN-1} || 1
else
    GPR[24] ← 0^{GPRLEN}
endif
```

**Exceptions:**  
None
Set on Less Than Immediate Unsigned (Extended)  

**Format:**  
SLTIU rx, immediate  

**Purpose:** Set on Less Than Immediate Unsigned (Extended)  
To record the result of an unsigned less-than comparison with a constant.

**Description:**  
\[ T \leftarrow (GPR[rx] < \text{immediate}) \]

The 16-bit immediate is sign-extended and subtracted from the contents of GPR rx. Considering both quantities as unsigned integers, if GPR rx is less than the sign-extended immediate, the result is set to 1 (true); otherwise, the result is set to 0 (false). The result is placed into GPR 24.

**Restrictions:**  
None

**Operation:**  
\[
\text{if } (0 \| \text{GPR[\text{Xlat}(rx)]) < (0 \| \text{sign_extend}(\text{immediate})) \text{ then}
\]
\[
\text{GPR[24]} \leftarrow 0^{\text{GPRLEN}-1} \| 1
\]
\[
\text{else}
\]
\[
\text{GPR[24]} \leftarrow 0^{\text{GPRLEN}}
\]
\[
\text{endif}
\]

**Exceptions:**  
None
Set on Less Than Unsigned

Format: $\text{SLTU } rx, ry$

Purpose: Set on Less Than Unsigned

To record the result of an unsigned less-than comparison.

Description: $T \leftarrow (\text{GPR}[rx] < \text{GPR}[ry])$

The contents of GPR $ry$ are subtracted from the contents of GPR $rx$. Considering both quantities as unsigned integers, if the contents of GPR $rx$ are less than the contents of GPR $ry$, set the result to 1 (true); otherwise, set the result to 0 (false). The result is placed into GPR $24$.

Restrictions:

None

Operation:

\[
\text{if } (0 \parallel \text{GPR}[\text{Xlat}(rx)]) < (0 \parallel \text{GPR}[\text{Xlat}(ry)]) \text{ then}
\]
\[
\text{GPR}[24] \leftarrow 0^{\text{\text{GPRLEN}-1}} \parallel 1
\]
\[
\text{else}
\]
\[
\text{GPR}[24] \leftarrow 0^{\text{\text{GPRLEN}}}
\]
\[
\text{endif}
\]

Exceptions:

None
Shift Word Right Arithmetic

**Format:** SRA rx, ry, sa

**Purpose:** Shift Word Right Arithmetic

To execute an arithmetic right-shift of a word by a fixed number of bits—1 to 8 bits.

**Description:** GPR[rx] ← GPR[ry] >> sa (arithmetic)

The 32-bit contents of GPR ry are shifted right, and the sign bit is replicated into the emptied high-order bits. The 3-bit sa field specifies the shift amount. A shift amount of 0 is interpreted as a shift amount of 8. The result is placed into GPR rx.

**Restrictions:**

None

**Operation:**

\[
\begin{align*}
  s & \leftarrow 0^2 \parallel sa \\
  & \quad \text{if } (s = 0) \text{ then} \\
  & \quad \quad s \leftarrow 8 \\
  & \quad \text{endif} \\
  \text{temp} & \leftarrow (\text{GPR[Xlat(ry)]}_{31})^8 \parallel \text{GPR[Xlat(ry)]}_{31..s} \\
  \text{GPR[Xlat(rx)]} & \leftarrow \text{temp}
\end{align*}
\]

**Exceptions:**

None
Shift Word Right Arithmetic (Extended)  
SRA

Format:  SRA rx, ry, sa  

MIPS16e

Purpose:  Shift Word Right Arithmetic (Extended)  
To execute an arithmetic right-shift of a word by a fixed number of bits—0 to 31 bits.

Description:  GPR[rx] ← GPR[ry] >> sa (arithmetic)

The 32-bit contents of GPR ry are shifted right, and the sign bit is replicated into the emptied high-order bits. The 5-bit sa field specifies the shift amount. The result is placed into G rx.

Restrictions:  
None

Operation:  

s ← sa  

temp ← (GPR[Xlat(ry)]31) || GPR[Xlat(ry)]31..s  

GPR[Xlat(rx)] ← sign_extend(temp31..0)

Exceptions:  
None
**Shift Word Right Arithmetic Variable (SRAV)**

**Format:**  
SRAV ry, rx

**MIPS16e**

**Purpose:** Shift Word Right Arithmetic Variable  
To execute an arithmetic right-shift of a word by a variable number of bits.

**Description:**  
GPR[ry] ← GPR[ry] >> GPR[rx] (arithmetic)  
The 32-bit contents of GPR ry are shifted right, and the sign bit is replicated into the emptied high-order bits; the word result is placed back in GPR ry. The 5 low-order bits of GPR rx specify the shift amount.

**Restrictions:**  
None

**Operation:**  

\[
\begin{align*}
s & \leftarrow \text{GPR[Xlat(rx)]}_{4..0} \\
temp & \leftarrow (\text{GPR[Xlat(ry)]}_{31})^s \parallel \text{GPR[Xlat(ry)]}_{31..s} \\
\text{GPR[Xlat(ry)]} & \leftarrow temp
\end{align*}
\]

**Exceptions:**  
None
Shift Word Right Logical

**Format:** SRL rx, ry, sa

**Purpose:** Shift Word Right Logical

To execute a logical right-shift of a word by a fixed number of bits—1 to 8 bits.

**Description:**

\[
\text{GPR}[rx] \leftarrow \text{GPR}[ry] \gg sa \text{ (logical)}
\]

The 32-bit contents of GPR ry are shifted right, and zeros are inserted into the emptied high-order bits. The 3-bit sa field specifies the shift amount. A shift amount of 0 is interpreted as a shift amount of 8. The result is placed into GPR rx.

**Restrictions:**

None

**Operation:**

\[
\begin{align*}
\text{if } sa &= 0^3 \text{ then} \\
& \quad s \leftarrow 8 \\
\text{else} & \\
& \quad s \leftarrow 0^2 \parallel sa \\
\text{endif} \\
& \quad \text{temp} \leftarrow 0^s \parallel \text{GPR[Xlat(ry)]}_{31..s} \\
& \quad \text{GPR[Xlat(rx)]]} \leftarrow \text{temp}
\end{align*}
\]

**Exceptions:**

None
Shift Word Right Logical (Extended)

**Format:** 
SRL rx, ry, sa

**Purpose:**  
Shift Word Right Logical (Extended)  
To execute a logical right-shift of a word by a fixed number of bits—0 to 31 bits.

**Description:** 
GPR[rx] ← GPR[ry] >> sa (logical)  
The 32-bit contents of GPR ry are shifted right, and zeros are inserted into the emptied high-order bits. The 5-bit sa field specifies the shift amount. The result is placed into G rx.

**Restrictions:**  
None

**Operation:**

\[
s ← sa \\
temp ← 0^s || GPR[Xlat(ry)]_{31..s} \\
GPR[Xlat(rx)] ← temp
\]

**Exceptions:**  
None
Shift Word Right Logical Variable

**Format:** SRLV ry, rx  

**MIPS16e**

**Purpose:** Shift Word Right Logical Variable

To execute a logical right-shift of a word by a variable number of bits.

**Description:**

\[ \text{GPR}[ry] \leftarrow \text{GPR}[ry] \gg \text{GPR}[rx] \text{ (logical)} \]

The 32-bit contents of GPR \( ry \) are shifted right, and zeros are inserted into the emptied high-order bits; the word result is placed back in GPR \( ry \). The 5 low-order bits of GPR \( rx \) specify the shift amount.

**Restrictions:**

None

**Operation:**

\[
\begin{align*}
 s & \leftarrow \text{GPR[Xlat(rx)]}_4..0 \\
 \text{temp} & \leftarrow 0^s \parallel \text{GPR[Xlat(ry)]}_{31..s} \\
 \text{GPR[Xlat(ry)]} & \leftarrow \text{temp}
\end{align*}
\]

**Exceptions:**

None
**Subtract Unsigned Word**

**Format:**  
SUBU rz, rx, ry

**Purpose:** Subtract Unsigned Word  
To subtract 32-bit integers.

**Description:**  
GPR[rz] ← GPR[rx] − GPR[ry]

The 32-bit word value in GPR ry is subtracted from the 32-bit value in GPR rx and the 32-bit arithmetic result is placed into GPR rz.

No integer overflow exception occurs under any circumstances.

**Restrictions:**  
None

**Operation:**

temp ← GPR[Xlat(rx)] − GPR[Xlat(ry)]  
GPR[Xlat(rz)] ← (temp)

**Exceptions:**  
None

**Programming Notes:**  
The term “unsigned” in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
**Store Word**

<table>
<thead>
<tr>
<th>SW</th>
<th>11011</th>
</tr>
</thead>
<tbody>
<tr>
<td>rx</td>
<td>3</td>
</tr>
<tr>
<td>ry</td>
<td>3</td>
</tr>
<tr>
<td>offset</td>
<td>5</td>
</tr>
</tbody>
</table>

**Format:**  
SW ry, offset(rx)

**MIPS16e**

**Purpose:** Store Word  
To store a word to memory.

**Description:**  
memory[GPR[rx] + offset] ← GPR[ry]

The 5-bit offset is shifted left 2 bits, zero-extended, and then added to the contents of GPR rx to form the effective address. The contents of GPR ry are stored at the effective address.

**Restrictions:**  
The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
vAddr \leftarrow \text{zero\_extend}(\text{offset} \| 0^2) + \text{GPR[Xlat(rx)]}
\]

if \( vAddr_{1..0} \neq 0^2 \) then  
   SignalException(AddressError)
endif

(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)

dataword ← GPR[Xlat(ry)]

StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)

**Exceptions:**

TLB Refill, TLB I valid, TLB Modified, Bus Error, Address Error
Store Word (Extended) SW

Purpose: Store Word (Extended)
To store a word to memory.

Description: \( \text{memory}[\text{GPR}[rx] + \text{offset}] \leftarrow \text{GPR}[ry] \)
The 16-bit offset is sign-extended and then added to the contents of GPR \( rx \) to form the effective address. The contents of GPR \( ry \) are stored at the effective address.

Restrictions:
The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:
\[
v\text{Addr} \leftarrow \text{sign}_{\text{extend}}(\text{offset}) + \text{GPR}[\text{Xlat}(rx)]
\]
if \( v\text{Addr}_{1..0} \neq 0^2 \) then
\[
\text{SignalException(AddressError)}
\]
endif
\[
(p\text{Addr}, \text{CCA}) \leftarrow \text{AddressTranslation}(v\text{Addr}, \text{DATA}, \text{STORE})
\]
\[
data\text{word} \leftarrow \text{GPR}[\text{Xlat}(ry)]
\]
\[
\text{StoreMemory}(\text{CCA}, \text{WORD, dataword, pAddr, vAddr, DATA})
\]

Exceptions:
TLB Refill, TLB I valid, TLB Modified, Bus Error, Address Error
Store Word \( \text{rx} \) (SP-Relative)

**Format:** \( \text{SW \ rx, offset(sp)} \)

**Purpose:** Store Word \( \text{rx} \) (SP-Relative)

To store an SP-relative word to memory.

**Description:**

\[
\text{memory}[\text{GPR[sp]} + \text{offset}] \leftarrow \text{GPR[rx]}
\]

The 8-bit \( \text{offset} \) is shifted left 2 bits, zero-extended, and then added to the contents of GPR \( 29 \) to form the effective address. The contents of GPR \( \text{rx} \) are stored at the effective address.

**Restrictions:**

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{zero	extunderscore extend}(\text{offset} \parallel 0^2) + \text{GPR}[29] \\
\text{if } \text{vAddr}_{1..0} \neq 0^2 \text{ then} & \quad \text{SignalException(AddressError)} \\
\text{endif} \\
(\text{pAddr, CCA}) & \leftarrow \text{AddressTranslation}(\text{vAddr, DATA, STORE}) \\
\text{dataword} & \leftarrow \text{GPR[Xlat(rx)]} \\
\text{StoreMemory} & (\text{CCA, WORD, dataword, pAddr, vAddr, DATA})
\end{align*}
\]

**Exceptions:**

TLB Refill, TLB I valid, TLB Modified, Bus Error, Address Error
Store Word \(rx\) (SP-Relative, Extended)  

**Format:** \(SW\) \(rx\), \(offset(sp)\)  

**Purpose:** Store Word \(rx\) (SP-Relative, Extended)  
To store an SP-relative word to memory.  

**Description:**  
\[\text{memory}[GPR[sp] + offset] \leftarrow GPR[rx]\]  
The 16-bit \(offset\) is sign-extended and then added to the contents of GPR \(29\) to form the effective address. The contents of GPR \(rx\) are stored at the effective address.  

**Restrictions:**  
The effective address must be naturally-aligned. If either of the two least-significant bits of the address is non-zero, an Address Error exception occurs.  

**Operation:**  
\[
vAddr \leftarrow \text{sign\_extend}(offset) + GPR[29]
\]
if \(vAddr_{1..0} \neq 0^2\) then  
\[\text{SignalException(AddressError)}\]
endif  
\[(pAddr, CCA) \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)}\]  
\[\text{dataword} \leftarrow GPR[Xlat(rx)]\]  
\[\text{StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)}\]  

**Exceptions:**  
TLB Refill, TLB I valid, TLB Modified, Bus Error, Address Error
Store Word ra (SP-Relative)  

**Format:**  \( SW \text{ ra}, \text{ offset(sp)} \)  

**Purpose:** Store Word ra (SP-Relative)  
To store register ra SP-relative to memory.  

**Description:**  
\[ \text{memory}[\text{sp} + \text{offset}] \leftarrow \text{ra} \]  
The 8-bit offset is shifted left 2 bits, zero-extended, and then added to the contents of GPR 29 to form the effective address. The contents of GPR 31 are stored at the effective address.  

**Restrictions:**  
The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.  

**Operation:**  
\[
\begin{align*}
\text{vAddr} & \leftarrow \text{zero\_extend}(\text{offset} || 0^2) + \text{GPR}[29] \\
\text{if } \text{vAddr}_{1..0} \neq 0^2 \text{ then} \\
\quad & \text{SignalException(AddressError)} \\
\text{endif} \\
(\text{pAddr}, \text{CCA}) & \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\
\text{dataword} & \leftarrow \text{GPR}[31] \\
\text{StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)}
\end{align*}
\]

**Exceptions:**  
TLB Refill, TLB I valid, TLB Modified, Address Error
Store Word ra (SP-Relative, Extended)  

**Format:** \( SW \) \( ra \), offset(sp)  

**Purpose:** Store Word \( ra \) (SP-Relative, Extended)  

To store register \( ra \) SP-relative to memory.

**Description:**  
\[
\text{memory}[sp + \text{offset}] \leftarrow ra
\]

The 16-bit \( \text{offset} \) is sign-extended and then added to the contents of GPR \( 29 \) to form the effective address. The contents of GPR \( 31 \) are stored at the effective address.

**Restrictions:**  
The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
vAddr \leftarrow \text{sign}_\text{extend}(\text{offset}) + \text{GPR}[29]
\]

if \( vAddr_{1..0} \neq 0^2 \) then
   \text{SignalException(AddressError)}
endif

(\( pAddr \), CCA) \( \leftarrow \text{AddressTranslation} \) (\( vAddr \), DATA, STORE)

\( \text{dataword} \leftarrow \text{GPR}[31] \)

\( \text{StoreMemory} \) (CCA, WORD, dataword, pAddr, vAddr, DATA)

**Exceptions:**  
TLB Refill, TLB I valid, TLB Modified, Address Error
Exclusive OR

Format: XOR rx, ry

Purpose: Exclusive OR
To do a bitwise logical Exclusive OR.

Description: GPR[rx] ← GPR[rx] XOR GPR[ry]
The contents of GPR ry are combined with the contents of GPR rx in a bitwise Exclusive OR operation. The result is placed in GPR rx.

Restrictions:
None

Operation:
    GPR[Xlat(rx)] ← GPR[Xlat(rx)] xor GPR[Xlat(ry)]

Exceptions:
None
**Zero-Extend Byte (ZEB)**

**Format:** \( \text{ZEB} \, \text{rx} \)

**Purpose:** Zero-Extend Byte

Zero-extend least significant byte in register \( \text{rx} \).

**Description:**

\[
\text{GPR}[\text{rx}] \leftarrow \text{zero_extend(GPR}[\text{rx}]_{7..0})
\]

The least significant byte of \( \text{GPR} \, \text{rx} \) is zero-extended and the value written back to \( \text{rx} \).

**Restrictions:**

None

**Operation:**

\[
\begin{align*}
\text{temp} & \leftarrow \text{GPR}[\text{Xlat(rx)}] \\
\text{GPR}[\text{Xlat(rx)}] & \leftarrow 0 \| \text{temp}_{7..0}
\end{align*}
\]

**Exceptions:**

None

**Programming Notes:**

None
Zero-Extend Halfword

**Purpose:** Zero-Extend Halfword
Zero-extend least significant half ord in register rx.

**Description:**
\[ \text{GPR}[rx] \leftarrow \text{zero_extend}(\text{GPR}[rx]_{15..0}); \]
The least significant half ord of \( \text{GPR}[rx] \) is zero-extended and the value written back to \( rx \).

**Restrictions:**
None

**Operation:**
\[
\begin{align*}
t\text{em} &\leftarrow \text{GPR}[\text{Xlat}(rx)] \\
\text{GPR}[\text{Xlat}(rx)] &\leftarrow 0 \parallel temp_{15..0}
\end{align*}
\]

**Exceptions:**
None

**Programming Notes:**
None
Revision History

In the left hand page margins of this document you may find vertical change bars to note the location of significant changes to this document since its last release. Significant changes are defined as those which you should take note of as you use the MIPS IP. Changes to correct grammar, spelling errors or similar may or may not be noted with change bars. Change bars will be removed for changes which are more than one revision old.

Please note: Limitations on the authoring tools make it difficult to place change bars on changes to figures. Change bars on figure titles are used to denote a potential change in the figure itself.

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0.90</td>
<td>November 1, 2000</td>
<td>External review copy of reorganized and updated architecture documentation.</td>
</tr>
<tr>
<td>0.91</td>
<td>November 15, 2000</td>
<td>Changes in this revision:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Correct table 3-10 description of branch instructions (branches really are</td>
</tr>
<tr>
<td></td>
<td></td>
<td>implemented in the 32-bit architecture and are extensible)</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Correct the pseudo code for all MIPS16 branches - the offset value should</td>
</tr>
<tr>
<td></td>
<td></td>
<td>be added to the address of the instruction following the branch, not the</td>
</tr>
<tr>
<td></td>
<td></td>
<td>branch itself.</td>
</tr>
<tr>
<td>0.92</td>
<td>December 15, 2000</td>
<td>Changes in this revision:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Add missing I8_MOVER32 instruction format.</td>
</tr>
<tr>
<td>0.93</td>
<td>January 25, 2001</td>
<td>Changes in this revision:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Correct minor typos in the previous version.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Add the 32-bit MIPS version of JALX and update the instruction descriptions</td>
</tr>
<tr>
<td></td>
<td></td>
<td>of JAL and JALX.</td>
</tr>
<tr>
<td>0.95</td>
<td>March 12, 2001</td>
<td>Document cleanup for next external release.</td>
</tr>
<tr>
<td>0.96</td>
<td>November 12, 2001</td>
<td>Changes in this revision:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Declassify the MIPS32 Architecture for Programmers volume.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Fix PDF bookmarks for the MIPS16 instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Fix formatting in instruction translation section.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Correct the description of the shift count for extended SRA and SLL.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Change all uses of “MIPS16” to “MIPS16e”.</td>
</tr>
<tr>
<td>1.00</td>
<td>August 29, 2002</td>
<td>Changes in this revision:</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Update pseudo code for SAVE and RESTORE to be explicit about the memory</td>
</tr>
<tr>
<td></td>
<td></td>
<td>operations inherent in the instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Correct extended PC-relative LW and LD to remove the implication that</td>
</tr>
<tr>
<td></td>
<td></td>
<td>they can be executed in the delay slot of a jump.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Add section defining instruction fetch restrictions when the processor is</td>
</tr>
<tr>
<td></td>
<td></td>
<td>running in MIPS16e mode and the fetch address is in uncached memory.</td>
</tr>
<tr>
<td>Revision</td>
<td>Date</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>------------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 2.00     | May 15, 2003 | Changes in this revision:  
|          |            | • For MIPS64 processors, add a programming note to ADDIUPC to indicate  
|          |            | that this instruction will generate the expected result only when run in the  
|          |            | 32-bit Compatibility Address Space.  
|          |            | • For MIPS64 processors, clean up the input operand sign-extension require-  
|          |            | ments for ADDIUPC, ADDIUSP, ADDU, NEG, SEB, SEH, SEW, ZEB,  
|          |            | ZEH, and ZEW.  
|          |            | • Add a note to specify that the ISA Mode flag is made available to software  
|          |            | in EPC, ErrorEPC, or DEPC when an exception occurs.  
|          |            | • Clarify that for the purposes of Watchpoints and EJTAG Breakpoints, that  
|          |            | PC-relative load references are consider data, not instruction, references.  
| 2.50     | July 1, 2005 | Changes in this revision:  
|          |            | • Make it explicit that attempting to execute a non-extensible instruction must  
|          |            | cause a Reserved Instruction exception. This was implied, but not explicitly  
|          |            | stated in the previous revision of the document.  
|          |            | • Update all files to FrameMaker 7.1.  
|          |            | • Correct copyright year in Architecture for Programmers version.  
| 2.60     | June 25, 2008 | Changes in this revision:  
|          |            | • JALR.HB and JR.HB act like JALR and JR.  
| 2.61     | January 26, 2010 | Changes in this revision:  
|          |            | • MIPS64-only release: Store Doubleword ra (SP-relative, Extended), instruction  
|          |            | bits 7:5 should be zero, not holding ra value. Similar to Store Word ra  
|          |            | (SP-relative, Extended)  
| 2.62     | December 16, 2012 | Changes in this revision:  
|          |            | • Updated Cover logos  
|          |            | • Updated copyright text  
|          |            | • About this book chapter updated for R5 (DSP, MT, VZ, MSA modules)  
| 2.63     | July 16, 2013 | Changes in this revision:  
|          |            | • New cover page and legal text.  

Copyright © Wave Computing, Inc. All rights reserved.  
www.wavecomp.ai