## Contents

**Chapter 1: About This Book** ........................................................................................................ 12
  1.1: Typographical Conventions .................................................................................................. 12
  1.1.1: Italic Text ....................................................................................................................... 13
  1.1.2: Bold Text ....................................................................................................................... 13
  1.1.3: Courier Text ................................................................................................................... 13
  1.2: UNPREDICTABLE and UNDEFINED .................................................................................... 13
     1.2.1: UNPREDICTABLE ....................................................................................................... 13
     1.2.2: UNDEFINED ................................................................................................................. 14
     1.2.3: UNSTABLE ................................................................................................................... 14
  1.3: Special Symbols in Pseudocode Notation .............................................................................. 14
  1.4: For More Information ........................................................................................................... 17

**Chapter 2: Guide to the Instruction Set** .................................................................................. 18
  2.1: Understanding the Instruction Fields ................................................................................... 18
     2.1.1: Instruction Fields ......................................................................................................... 19
     2.1.2: Instruction Descriptive Name and Mnemonic ............................................................... 20
     2.1.3: Format Field ............................................................................................................... 20
     2.1.4: Purpose Field .............................................................................................................. 21
     2.1.5: Description Field ....................................................................................................... 21
     2.1.6: Restrictions Field ....................................................................................................... 21
     2.1.7: Operation Field .......................................................................................................... 22
     2.1.8: Exceptions Field ......................................................................................................... 22
     2.1.9: Programming Notes and Implementation Notes Fields ............................................. 23
  2.2: Operation Section Notation and Functions ........................................................................... 23
     2.2.1: Instruction Execution Ordering ................................................................................... 23
     2.2.2: Pseudocode Functions ............................................................................................... 23
  2.3: Op and Function Subfield Notation ....................................................................................... 33
  2.4: FPU Instructions ................................................................................................................. 33

**Chapter 3: The MIPS64® SIMD Architecture** ....................................................................... 34
  3.1: Overview ............................................................................................................................ 34
  3.2: MSA Software Detection ...................................................................................................... 35
  3.3: MSA Vector Registers ......................................................................................................... 35
     3.3.1: Registers Layout ......................................................................................................... 36
     3.3.2: Floating-Point Registers Mapping .............................................................................. 38
  3.4: MSA Control Registers ....................................................................................................... 39
     3.4.1: MSA Implementation Register (MSAIR, MSA Control Register 0) ......................... 40
     3.4.2: MSA Control and Status Register (MSACSR, MSA Control Register 1) .................. 41
     3.4.3: MSA Access Register (MSAccess, MSA Control Register 2) ....................................... 45
     3.4.4: MSA Save Register (MSASave, MSA Control Register 3) ........................................... 46
     3.4.5: MSA Modify Register (MSAModify, MSA Control Register 4) .................................... 46
     3.4.6: MSA Request Register (MSARequest, MSA Control Register 5) ............................... 47
     3.4.7: MSA Map Register (MSAMap, MSA Control Register 6) ........................................... 47
     3.4.8: MSA Unmap Register (MSAUnmap, MSA Control Register 7) .................................... 48
  3.5: Exceptions ........................................................................................................................... 49
     3.5.1: Handling the MSA Disabled Exception ....................................................................... 50
     3.5.2: Handling the MSA Floating Point Exception .............................................................. 50

MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12
3.5.3: NaN Propagation ................................................................. 53
3.5.4: Flush to Zero and Exception Signaling .............................. 54
3.6: Instruction Syntax ............................................................... 54
  3.6.1: Vector Element Selection ............................................. 55
  3.6.2: Load/Store Offsets ..................................................... 55
  3.6.3: Instruction Examples .................................................. 56
3.7: Instruction Encoding .......................................................... 57
  3.7.1: Data Format and Index Encoding ................................. 57
  3.7.2: Instruction Formats .................................................... 59
  3.7.3: Instruction Bit Encoding ............................................. 62

Chapter 4: The MIPS64® SIMD Architecture Instruction Set ............................. 74
  4.1: Instruction Set Descriptions ............................................ 74
    4.1.1: Instruction Set Summary by Category ....................... 74
    4.1.2: Alphabetical List of Instructions ....................... 79
        ADD_A.df .......................................................... 80
        ADDS_A.df ....................................................... 82
        ADDS_S.df ....................................................... 84
        ADDS_U.df ....................................................... 86
        ADDV.df ........................................................ 88
        ADDVI.df ........................................................ 89
        AND.V ........................................................ 90
        ANDI.B ........................................................ 91
        ASUB_S.df ....................................................... 92
        ASUB_U.df ....................................................... 94
        AVE_S.df ........................................................ 96
        AVE_U.df ........................................................ 97
        AVER_S.df ....................................................... 98
        AVER_U.df ....................................................... 99
        BCLR.df ........................................................ 100
        BCLR1.df ......................................................... 101
        BINSL.df ......................................................... 102
        BINSLL.df ......................................................... 103
        BINSR.df ........................................................ 104
        BINSRL.df ......................................................... 105
        BMNZ.V ........................................................ 106
        BMNZI.B ......................................................... 107
        BMZ.V .......................................................... 108
        BMZI.B ........................................................ 109
        BNEQ.df ........................................................ 110
        BNEQL.df ......................................................... 111
        BNZ.df .......................................................... 112
        BNZ.V .......................................................... 113
        BSEL.V ........................................................ 114
        BSELI.B ........................................................ 115
        BSET.df ........................................................ 116
        BSETI.df ......................................................... 117
        BZ.df .......................................................... 118
        BZ.V .......................................................... 119
        CEQ.df ........................................................ 120
        CEQI.df ........................................................ 121
        CFCMSA ......................................................... 123
        CLE_S.df ......................................................... 125
<table>
<thead>
<tr>
<th>File Name</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>NLOC.df</td>
<td>267</td>
</tr>
<tr>
<td>NLZC.df</td>
<td>269</td>
</tr>
<tr>
<td>NOR.V</td>
<td>271</td>
</tr>
<tr>
<td>NORI.B</td>
<td>272</td>
</tr>
<tr>
<td>OR.V</td>
<td>273</td>
</tr>
<tr>
<td>ORI.B</td>
<td>274</td>
</tr>
<tr>
<td>PCKEV.df</td>
<td>275</td>
</tr>
<tr>
<td>PCKOD.df</td>
<td>277</td>
</tr>
<tr>
<td>PCNT.df</td>
<td>279</td>
</tr>
<tr>
<td>SAT_S.df</td>
<td>280</td>
</tr>
<tr>
<td>SAT_U.df</td>
<td>282</td>
</tr>
<tr>
<td>SHF.df</td>
<td>284</td>
</tr>
<tr>
<td>SLD.df</td>
<td>285</td>
</tr>
<tr>
<td>SLDI.df</td>
<td>287</td>
</tr>
<tr>
<td>SLL.df</td>
<td>289</td>
</tr>
<tr>
<td>SLLI.df</td>
<td>290</td>
</tr>
<tr>
<td>SPLAT.df</td>
<td>291</td>
</tr>
<tr>
<td>SPLATI.df</td>
<td>292</td>
</tr>
<tr>
<td>SRA.df</td>
<td>293</td>
</tr>
<tr>
<td>SRAI.df</td>
<td>294</td>
</tr>
<tr>
<td>SRAR.df</td>
<td>295</td>
</tr>
<tr>
<td>SRARI.df</td>
<td>297</td>
</tr>
<tr>
<td>SRL.df</td>
<td>299</td>
</tr>
<tr>
<td>SRLI.df</td>
<td>300</td>
</tr>
<tr>
<td>SRLR.df</td>
<td>301</td>
</tr>
<tr>
<td>SRLRI.df</td>
<td>303</td>
</tr>
<tr>
<td>ST.df</td>
<td>305</td>
</tr>
<tr>
<td>SUBS_S.df</td>
<td>307</td>
</tr>
<tr>
<td>SUBS_U.df</td>
<td>309</td>
</tr>
<tr>
<td>SUBSUS_U.df</td>
<td>311</td>
</tr>
<tr>
<td>SUBSUU_S.df</td>
<td>313</td>
</tr>
<tr>
<td>SUBV.df</td>
<td>315</td>
</tr>
<tr>
<td>SUBVI.df</td>
<td>316</td>
</tr>
<tr>
<td>VSHF.df</td>
<td>317</td>
</tr>
<tr>
<td>XOR.V</td>
<td>319</td>
</tr>
<tr>
<td>XORI.B</td>
<td>320</td>
</tr>
</tbody>
</table>

Appendix A: Vector Registers Partitioning ................................................................. 321
  A.1: Vector Registers Mapping ................................................................. 321
  A.2: Saving/Restoring Vector Registers on Context Switch ................................ 322
  A.3: Re-allocating Physical Vector Registers .................................................. 324
  A.4: Heuristic for Vector Register Allocation .................................................. 324

Appendix B: Revision History ...................................................................................... 325
List of Figures

Figure 2.1: Example of Instruction Description ................................................................. 19
Figure 2.2: Example of Instruction Fields ................................................................................ 20
Figure 2.3: Example of Instruction Descriptive Name and Mnemonic .................................... 20
Figure 2.4: Example of Instruction Format ............................................................................... 20
Figure 2.5: Example of Instruction Purpose ........................................................................... 21
Figure 2.6: Example of Instruction Description ....................................................................... 21
Figure 2.7: Example of Instruction Restrictions ....................................................................... 22
Figure 2.8: Example of Instruction Operation ........................................................................... 22
Figure 2.9: Example of Instruction Exception .......................................................................... 22
Figure 2.10: Example of Instruction Programming Notes ....................................................... 23
Figure 2.11: COP_LW Pseudocode Function .......................................................................... 24
Figure 2.12: COP_LD Pseudocode Function .......................................................................... 24
Figure 2.13: COP_SW Pseudocode Function .......................................................................... 24
Figure 2.14: COP_SD Pseudocode Function .......................................................................... 25
Figure 2.15: CoprocessorOperation Pseudocode Function ..................................................... 25
Figure 2.16: AddressTranslation Pseudocode Function ......................................................... 25
Figure 2.17: LoadMemory Pseudocode Function .................................................................... 26
Figure 2.18: StoreMemory Pseudocode Function ................................................................... 26
Figure 2.19: Prefetch Pseudocode Function .......................................................................... 27
Figure 2.20: SyncOperation Pseudocode Function ............................................................... 28
Figure 2.21: ValueFPR Pseudocode Function ....................................................................... 28
Figure 2.22: StoreFPR Pseudocode Function ....................................................................... 29
Figure 2.23: CheckFPEException Pseudocode Function ......................................................... 30
Figure 2.24: FPConditionCode Pseudocode Function ............................................................ 30
Figure 2.25: SetFPConditionCode Pseudocode Function ....................................................... 30
Figure 2.26: SignalException Pseudocode Function ............................................................... 31
Figure 2.27: SignalDebugBreakpointException Pseudocode Function ................................... 31
Figure 2.28: SignalDebugModeBreakpointException Pseudocode Function ....................... 31
Figure 2.29: NullifyCurrentInstruction Pseudocode Function .............................................. 32
Figure 2.30: JumpDelaySlot Pseudocode Function ................................................................ 32
Figure 2.31: NotWordValue Pseudocode Function .................................................................. 32
Figure 2.32: PolyMult Pseudocode Function ......................................................................... 32
Figure 3-1: Config3 (CP0 Register 16, Select 3) MSA Implementation Present Bit ............... 35
Figure 3-2: Config5 (CP0 Register 16, Select 5) MSA Enable Bit ............................................. 35
Figure 3-3: MSA Vector Register Byte Elements ................................................................. 36
Figure 3-4: MSA Vector Register Halfword Elements ............................................................ 36
Figure 3-5: MSA Vector Register Word Elements .................................................................. 36
Figure 3-6: MSA Vector Register Doubleword Elements ....................................................... 36
Figure 3-7: MSA Vector Register as 2-Row Byte Array .......................................................... 37
Figure 3-8: MSA Vector Register as 4-Row Byte Array .......................................................... 37
Figure 3-9: MSA Vector Register as 8-Row Byte Array .......................................................... 37
Figure 3-10: FPU Word Write Effect on the MSA Vector Register (StatusFR set) ................ 39
Figure 3-11: FPU Doubleword Write Effect on the MSA Vector Register (StatusFR set) .... 39
Figure 3-12: FPU High Word Write Effect on the MSA Vector Register (StatusFR set) ....... 39
Figure 3-13: MSAIR Register Format ...................................................................................... 40
Figure 3-14: MSAIR Register Field Descriptions ................................................................... 41
Figure 3-15: MSACSR Register Format. .................................................................................. 41
List of Tables

Table 1.1: Symbols Used in Instruction Operation Statements .................................................. 14
Table 2.1: AccessLength Specifications for Loads/Stores ............................................................ 27
Table 3.1: Word Vector Memory Representation ........................................................................... 38
Table 3.2: MSA Control Registers ............................................................................................... 40
Table 3.3: Cause, Enable, and Flag Bit Definitions ...................................................................... 44
Table 3.4: Rounding Modes Definitions ....................................................................................... 45
Table 3.5: MSA Exception Code (ExcCode) Values .................................................................... 50
Table 3.6: Default Values for Floating Point Exceptions .............................................................. 51
Table 3.7: Default NaN Encodings ............................................................................................... 52
Table 3.8: Data Format Abbreviations .......................................................................................... 55
Table 3.9: Valid Element Index Values ....................................................................................... 55
Table 3.10: Two-bit Data Format Field Encoding ....................................................................... 58
Table 3.11: Halfword/Word Data Format Field Encoding ............................................................. 58
Table 3.12: Word/Doubleword Data Format Field Encoding ....................................................... 58
Table 3.13: Data Format and Element Index Field Encoding ....................................................... 58
Table 3.14: Data Format and Bit Index Field Encoding ................................................................. 58
Table 3.15: Symbols Used in the Instruction Encoding Tables ...................................................... 63
Table 3.16: MIPS64 Encoding of the Opcode Field ...................................................................... 64
Table 3.17: MIPS64 COP1 Encoding of rs Field for MSA Branch Instructions .............................. 64
Table 3.18: Encoding of MIPS MSA Minor Opcode Field ............................................................ 65
Table 3.19: Encoding of Operation Field for MI10 Instruction Formats ....................................... 65
Table 3.20: Encoding of Operation Field for IS Instruction Format ........................................... 66
Table 3.21: Encoding of Operation Field for II8 Instruction Format ........................................... 67
Table 3.22: Encoding of Operation Field for VEC/2R/2RF Instruction Formats ......................... 67
Table 3.23: Encoding of Operation Field for 2R Instruction Formats ......................................... 67
Table 3.24: Encoding of Operation Field for 2RF Instruction Formats ....................................... 68
Table 3.25: Encoding of Operation Field for 3R Instruction Format ........................................... 69
Table 3.26: Encoding of Operation Field for ELM Instruction Format ....................................... 70
Table 3.27: Encoding of Operation Field for 3RF Instruction Format ......................................... 71
Table 3.28: Encoding of Operation Field for BIT Instruction Format ........................................ 72
Table 4.1: MSA Integer Arithmetic Instructions ......................................................................... 74
Table 4.2: MSA Bitwise Instructions ............................................................................................. 75
Table 4.3: MSA Floating-Point Arithmetic Instructions ............................................................... 76
Table 4.4: MSA Floating-Point Non Arithmetic Instructions ....................................................... 77
Table 4.5: MSA Floating-Point Compare Instructions ................................................................. 77
Table 4.6: MSA Floating-Point Conversion Instructions ............................................................... 78
Table 4.7: MSA Fixed-Point Instructions ...................................................................................... 78
Table 4.8: MSA Branch and Compare Instructions ...................................................................... 78
Table 4.9: MSA Load/Store and Move Instructions ...................................................................... 79
Table 4.10: MSA Element Permute Instructions ......................................................................... 79
Table 4.11: Base Architecture Instructions .................................................................................. 79
Table A.1: Physical-to-Thread Context Vector Register Mapping (Hardware Internal) ............... 321
Table A.2: Updated Physical-to-Thread Context Vector Register Mapping (Hardware Internal) .... 322
Table A.3: Context Mapping Table (OS Internal) ....................................................................... 322
Table A.4: Register Usage Table (OS Internal) .......................................................................... 323
Table A.5: Updated Context Mapping Table (OS Internal) .......................................................... 323
Table A.6: Updated Register Usage Table (OS Internal) .............................................................. 324
Chapter 1

About This Book

The MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module comes as part of a multi-volume set.

- Volume I-A describes conventions used throughout the document set, and provides an introduction to the MIPS64® Architecture
- Volume I-B describes conventions used throughout the document set, and provides an introduction to the microMIPS64™ Architecture
- Volume II-A provides detailed descriptions of each instruction in the MIPS64® instruction set
- Volume II-B provides detailed descriptions of each instruction in the microMIPS64™ instruction set
- Volume III describes the MIPS64® and microMIPS64™ Privileged Resource Architecture which defines and governs the behavior of the privileged resources included in a MIPS® processor implementation
- Volume IV-a describes the MIPS16e™ Application-Specific Extension to the MIPS64® Architecture. Beginning with Release 3 of the Architecture, microMIPS is the preferred solution for smaller code size.
- Volume IV-b describes the MDMX™ Application-Specific Extension to the MIPS64® Architecture and microMIPS64™. With Release 5 of the Architecture, MDMX is deprecated. MDMX and MSA can not be implemented at the same time.
- Volume IV-c describes the MIPS-3D® Application-Specific Extension to the MIPS® Architecture
- Volume IV-d describes the SmartMIPS® Application-Specific Extension to the MIPS32® Architecture and the microMIPS32™ Architecture and is not applicable to the MIPS64® document set nor the microMIPS64™ document set.
- Volume IV-e describes the MIPS® DSP Module to the MIPS® Architecture
- Volume IV-f describes the MIPS® MT Module to the MIPS® Architecture
- Volume IV-h describes the MIPS® MCU Application-Specific Extension to the MIPS® Architecture
- Volume IV-i describes the MIPS® Virtualization Module to the MIPS® Architecture
- Volume IV-j describes the MIPS® SIMD Architecture Module to the MIPS® Architecture

1.1 Typographical Conventions

This section describes the use of italic, bold and courier fonts in this book.
1.2 UNPREDICTABLE and UNDEFINED

1.1.1 Italic Text

- is used for emphasis
- is used for bits, fields, registers, that are important from a software perspective (for instance, address bits used by software, and programmable fields and registers), and various floating point instruction formats, such as S, D, and PS
- is used for the memory access types, such as cached and uncached

1.1.2 Bold Text

- represents a term that is being defined
- is used for bits and fields that are important from a hardware perspective (for instance, register bits, which are not programmable but accessible only to hardware)
- is used for ranges of numbers; the range is indicated by an ellipsis. For instance, 5..1 indicates numbers 5 through 1
- is used to emphasize UNPREDICTABLE and UNDEFINED behavior, as defined below.

1.1.3 Courier Text

Courier fixed-width font is used for text that is displayed on the screen, and for examples of code and instruction pseudocode.

1.2 UNPREDICTABLE and UNDEFINED

The terms UNPREDICTABLE and UNDEFINED are used throughout this book to describe the behavior of the processor in certain cases. UNDEFINED behavior or operations can occur only as the result of executing instructions in a privileged mode (i.e., in Kernel Mode or Debug Mode, or with the CP0 usable bit set in the Status register). Unprivileged software can never cause UNDEFINED behavior or operations. Conversely, both privileged and unprivileged software can cause UNPREDICTABLE results or operations.

1.2.1 UNPREDICTABLE

UNPREDICTABLE results may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. Software can never depend on results that are UNPREDICTABLE. UNPREDICTABLE operations may cause a result to be generated or not. If a result is generated, it is UNPREDICTABLE. UNPREDICTABLE operations may cause arbitrary exceptions.

UNPREDICTABLE results or operations have several implementation restrictions:

- Implementations of operations generating UNPREDICTABLE results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode
- UNPREDICTABLE operations must not read, write, or modify the contents of memory or internal state which is inaccessible in the current processor mode. For example, UNPREDICTABLE operations executed in user mode must not access memory or internal state that is only accessible in Kernel Mode or Debug Mode or in another process
1.3 Special Symbols in Pseudocode Notation

- **UNPREDICTABLE** operations must not halt or hang the processor

### 1.2.2 UNDEFINED

**UNDEFINED** operations or behavior may vary from processor implementation to implementation, instruction to instruction, or as a function of time on the same implementation or instruction. **UNDEFINED** operations or behavior may vary from nothing to creating an environment in which execution can no longer continue. **UNDEFINED** operations or behavior may cause data loss.

**UNDEFINED** operations or behavior has one implementation restriction:

- **UNDEFINED** operations or behavior must not cause the processor to hang (that is, enter a state from which there is no exit other than powering down the processor). The assertion of any of the reset signals must restore the processor to an operational state

### 1.2.3 UNSTABLE

**UNSTABLE** results or values may vary as a function of time on the same implementation or instruction. Unlike **UNPREDICTABLE** values, software may depend on the fact that a sampling of an **UNSTABLE** value results in a legal transient value that was correct at some point in time prior to the sampling.

**UNSTABLE** values have one implementation restriction:

- Implementations of operations generating **UNSTABLE** results must not depend on any data source (memory or internal state) which is inaccessible in the current processor mode

### 1.3 Special Symbols in Pseudocode Notation

In this book, algorithmic descriptions of an operation are described as pseudocode in a high-level language notation resembling Pascal. Special symbols used in the pseudocode notation are listed in Table 1.1.

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>←</td>
<td>Assignment</td>
</tr>
<tr>
<td>=, ≠</td>
<td>Tests for equality and inequality</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>x&lt;y</td>
<td>A y-bit string formed by y copies of the single-bit value x</td>
</tr>
<tr>
<td>b#n</td>
<td>A constant value n in base b. For instance 10#100 represents the decimal value 100, 2#100 represents the binary value 100 (decimal 4), and 16#100 represents the hexadecimal value 100 (decimal 256). If the &quot;b#&quot; prefix is omitted, the default base is 10.</td>
</tr>
<tr>
<td>0bn</td>
<td>A constant value n in base 2. For instance 0b100 represents the binary value 100 (decimal 4).</td>
</tr>
<tr>
<td>0xn</td>
<td>A constant value n in base 16. For instance 0x100 represents the hexadecimal value 100 (decimal 256).</td>
</tr>
<tr>
<td>x&lt;y</td>
<td>Selection of bits y through z of bit string x. Little-endian bit notation (rightmost bit is 0) is used. If y is less than z, this expression is an empty (zero length) bit string.</td>
</tr>
<tr>
<td>+, −</td>
<td>2’s complement or floating point arithmetic: addition, subtraction</td>
</tr>
</tbody>
</table>
### 1.3 Special Symbols in Pseudocode Notation

#### Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>*, ∞</td>
<td>2’s complement or floating point multiplication (both used for either)</td>
</tr>
<tr>
<td>div</td>
<td>2’s complement integer division</td>
</tr>
<tr>
<td>mod</td>
<td>2’s complement modulo</td>
</tr>
<tr>
<td>/</td>
<td>Floating point division</td>
</tr>
<tr>
<td>&lt;</td>
<td>2’s complement less-than comparison</td>
</tr>
<tr>
<td>&gt;</td>
<td>2’s complement greater-than comparison</td>
</tr>
<tr>
<td>≤</td>
<td>2’s complement less-than or equal comparison</td>
</tr>
<tr>
<td>≥</td>
<td>2’s complement greater-than or equal comparison</td>
</tr>
<tr>
<td>nor</td>
<td>Bitwise logical NOR</td>
</tr>
<tr>
<td>xor</td>
<td>Bitwise logical XOR</td>
</tr>
<tr>
<td>and</td>
<td>Bitwise logical AND</td>
</tr>
<tr>
<td>or</td>
<td>Bitwise logical OR</td>
</tr>
<tr>
<td>not</td>
<td>Bitwise inversion</td>
</tr>
<tr>
<td>&amp;&amp;</td>
<td>Logical (non-Bitwise) AND</td>
</tr>
<tr>
<td>&lt;&lt;</td>
<td>Logical Shift left (shift in zeros at right-hand-side)</td>
</tr>
<tr>
<td>&gt;&gt;</td>
<td>Logical Shift right (shift in zeros at left-hand-side)</td>
</tr>
<tr>
<td>GPRLEN</td>
<td>The length in bits (32 or 64) of the CPU general-purpose registers</td>
</tr>
<tr>
<td>GPR[x]</td>
<td>CPU general-purpose register x. The content of GPR[0] is always zero. In Release 2 of the Architecture, GPR[x] is a short-hand notation for SGPR[SRSCtlCSS, x].</td>
</tr>
<tr>
<td>SGPR[s,x]</td>
<td>In Release 2 of the Architecture and subsequent releases, multiple copies of the CPU general-purpose registers may be implemented. SGPR[s,x] refers to GPR set s, register x.</td>
</tr>
<tr>
<td>FPR[x]</td>
<td>Floating Point operand register x</td>
</tr>
<tr>
<td>FCC[CC]</td>
<td>Floating Point condition code CC. FCC[0] has the same value as COC[1].</td>
</tr>
<tr>
<td>CPR[z,x,s]</td>
<td>Coprocessor unit z, general register x, select s</td>
</tr>
<tr>
<td>CP2CPR[x]</td>
<td>Coprocessor unit 2, general register x</td>
</tr>
<tr>
<td>CCR[z,x]</td>
<td>Coprocessor unit z, control register x</td>
</tr>
<tr>
<td>CP2CCR[x]</td>
<td>Coprocessor unit 2, control register x</td>
</tr>
<tr>
<td>COC[z]</td>
<td>Coprocessor unit z condition signal</td>
</tr>
<tr>
<td>Xlat[x]</td>
<td>Translation of the MIPS16e GPR number x into the corresponding 32-bit GPR number</td>
</tr>
<tr>
<td>BigEndianMem</td>
<td>Endian mode as configured at chip reset (0 → Little-Endian, 1 → Big-Endian). Specifies the endianness of the memory interface (see LoadMemory and StoreMemory pseudocode function descriptions), and the endianness of Kernel and Supervisor mode execution.</td>
</tr>
<tr>
<td>BigEndianCPU</td>
<td>The endianness for load and store instructions (0 → Little-Endian, 1 → Big-Endian). In User mode, this endianness may be switched by setting the RE bit in the Status register. Thus, BigEndianCPU may be computed as (BigEndianMem XOR ReverseEndian).</td>
</tr>
<tr>
<td>ReverseEndian</td>
<td>Signal to reverse the endianness of load and store instructions. This feature is available in User mode only, and is implemented by setting the RE bit of the Status register. Thus, ReverseEndian may be computed as (SR RE and User mode).</td>
</tr>
</tbody>
</table>
### 1.3 Special Symbols in Pseudocode Notation

#### Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>LLbit</strong></td>
<td>Bit of virtual state used to specify operation for instructions that provide atomic read-modify-write. LLbit is set when a linked load occurs and is tested by the conditional store. It is cleared, during other CPU operation, when a store to the location would no longer be atomic. In particular, it is cleared by exception return instructions.</td>
</tr>
<tr>
<td><strong>I, I+n, I-n</strong></td>
<td>This occurs as a prefix to Operation description lines and functions as a label. It indicates the instruction time during which the pseudocode appears to &quot;execute.&quot; Unless otherwise indicated, all effects of the current instruction appear to occur during the instruction time of the current instruction. No label is equivalent to a time label of I. Sometimes effects of an instruction appear to occur either earlier or later — that is, during the instruction time of another instruction. When this happens, the instruction operation is written in sections labeled with the instruction time, relative to the current instruction I, in which the effect of that pseudocode appears to occur. For example, an instruction may have a result that is not available until after the next instruction. Such an instruction has the portion of the instruction operation description that writes the result register in a section labeled I+i. The effect of pseudocode statements for the current instruction labelled I+i appears to occur “at the same time” as the effect of pseudocode statements labeled I for the following instruction. Within one pseudocode sequence, the effects of the statements take place in order. However, between sequences of statements for different instructions that occur “at the same time,” there is no defined order. Programs must not depend on a particular order of evaluation between such sections.</td>
</tr>
<tr>
<td><strong>PC</strong></td>
<td>The Program Counter value. During the instruction time of an instruction, this is the address of the instruction word. The address of the instruction that occurs during the next instruction time is determined by assigning a value to PC during an instruction time. If no value is assigned to PC during an instruction time by any pseudocode statement, it is automatically incremented by either 2 (in the case of a 16-bit MIPS16e instruction) or 4 before the next instruction time. A taken branch assigns the target address to the PC during the instruction time of the instruction in the branch delay slot. In the MIPS Architecture, the PC value is only visible indirectly, such as when the processor stores the restart address into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. The PC value contains a full 64-bit address all of which are significant during a memory reference.</td>
</tr>
<tr>
<td><strong>ISA Mode</strong></td>
<td>In processors that implement the MIPS16e Application Specific Extension or the microMIPS base architectures, the ISA Mode is a single-bit register that determines in which mode the processor is executing, as follows:</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>The processor is executing 32-bit MIPS instructions</td>
</tr>
<tr>
<td>1</td>
<td>The processor is executing MIIPS16e or microMIPS instructions</td>
</tr>
</tbody>
</table>

In the MIPS Architecture, the ISA Mode value is only visible indirectly, such as when the processor stores a combined value of the upper bits of PC and the ISA Mode into a GPR on a jump-and-link or branch-and-link instruction, or into a Coprocessor 0 register on an exception. |

| **PABITS** | The number of physical address bits implemented is represented by the symbol PABITS. As such, if 36 physical address bits were implemented, the size of the physical address space would be \(2^{PABITS} = 2^{36}\) bytes. |

| **SEGBITS** | The number of virtual address bits implemented in a segment of the address space is represented by the symbol SEGBITS. As such, if 40 virtual address bits are implemented in a segment, the size of the segment is \(2^{SEGBITS} = 2^{40}\) bytes. |
### Table 1.1 Symbols Used in Instruction Operation Statements (Continued)

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>FP32RegistersMode</td>
<td>Indicates whether the FPU has 32-bit or 64-bit floating point registers (FPRs). In MIPS32 Release 1, the FPU has 32 32-bit FPRs in which 64-bit data types are stored in even-odd pairs of FPRs. In MIPS64, (and optionally in MIPS32 Release2 and MIPSr3) the FPU has 32 64-bit FPRs in which 64-bit data types are stored in any FPR. In MIPS32 Release 1 implementations, \texttt{FP32RegistersMode} is always a 0. MIPS64 implementations have a compatibility mode in which the processor references the FPRs as if it were a MIPS32 implementation. In such a case \texttt{FP32RegisterMode} is computed from the FR bit in the Status register. If this bit is a 0, the processor operates as if it had 32 32-bit FPRs. If this bit is a 1, the processor operates with 32 64-bit FPRs. The value of \texttt{FP32RegistersMode} is computed from the FR bit in the Status register.</td>
</tr>
<tr>
<td>InstructionInBranchDelaySlot</td>
<td>Indicates whether the instruction at the Program Counter address was executed in the delay slot of a branch or jump. This condition reflects the dynamic state of the instruction, not the static state. That is, the value is false if a branch or jump occurs to an instruction whose PC immediately follows a branch or jump, but which is not executed in the delay slot of a branch or jump.</td>
</tr>
<tr>
<td>SignalException(exception, argument)</td>
<td>Causes an exception to be signaled, using the exception parameter as the type of exception and the argument parameter as an exception-specific argument). Control does not return from this pseudocode function—the exception is signaled at the point of the call.</td>
</tr>
</tbody>
</table>

### 1.4 For More Information

Various MIPS RISC processor manuals and additional information about MIPS products can be found at the MIPS URL: [http://www.mips.com](http://www.mips.com)

For comments or questions on the MIPS64® Architecture or this document, send Email to support@mips.com.
Chapter 2

Guide to the Instruction Set

This chapter provides a detailed guide to understanding the instruction descriptions, which are listed in alphabetical order in the tables at the beginning of the next chapter.

2.1 Understanding the Instruction Fields

Figure 2.1 shows an example instruction. Following the figure are descriptions of the fields listed below:

- “Instruction Fields” on page 19
- “Instruction Descriptive Name and Mnemonic” on page 20
- “Format Field” on page 20
- “Purpose Field” on page 21
- “Description Field” on page 21
- “Restrictions Field” on page 21
- “Operation Field” on page 22
- “Exceptions Field” on page 22
- “Programming Notes and Implementation Notes Fields” on page 23
2.1 Understanding the Instruction Fields

Figure 2.1 Example of Instruction Description

Example Instruction Name

<table>
<thead>
<tr>
<th>SPECIAL</th>
<th>0</th>
<th>rt</th>
<th>rd</th>
<th>0</th>
<th>EXAMPLE</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td></td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>000000</td>
</tr>
</tbody>
</table>

Format: EXAMPLE fd, rs, rt

MIPS32

Purpose: Example Instruction Name

To execute an EXAMPLE op.

Description: GPR[rd] ← GPR[rs] exampleop GPR[rt]

This section describes the operation of the instruction in text, tables, and illustrations. It includes information that would be difficult to encode in the Operation section.

Restrictions:

This section lists any restrictions for the instruction. This can include values of the instruction encoding fields such as register specifiers, operand values, operand formats, address alignment, instruction scheduling hazards, and type of memory access for addressed locations.

Operation:

/* This section describes the operation of an instruction in */
/* a high-level pseudo-language. It is precise in ways that */
/* the Description section is not, but is also missing */
/* information that is hard to express in pseudocode. */
temp ← GPR[rs] exampleop GPR[rt]
GPR[rd] ← sign_extend(temp31..0)

Exceptions:

A list of exceptions taken by the instruction

Programming Notes:

Information useful to programmers, but not necessary to describe the operation of the instruction

Implementation Notes:

Like Programming Notes, except for processor implementors

2.1.1 Instruction Fields
Fields encoding the instruction word are shown in register form at the top of the instruction description. The following rules are followed:

- The values of constant fields and the *opcode* names are listed in uppercase (SPECIAL and ADD in Figure 2.2). Constant values in a field are shown in binary below the symbolic or hexadecimal value.

- All variable fields are listed with the lowercase names used in the instruction description (*rs*, *rt*, and *rd* in Figure 2.2).

- Fields that contain zeros but are not named are unused fields that are required to be zero (bits 10:6 in Figure 2.2). If such fields are set to non-zero values, the operation of the processor is **UNPREDICTABLE**.

**Figure 2.2 Example of Instruction Fields**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPECIAL</td>
<td>rs</td>
<td>rt</td>
<td>rd</td>
<td>00000</td>
<td>ADD</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>00000</td>
<td>6</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**2.1.2 Instruction Descriptive Name and Mnemonic**

The instruction descriptive name and mnemonic are printed as page headings for each instruction, as shown in Figure 2.3.

**Figure 2.3 Example of Instruction Descriptive Name and Mnemonic**

*Add Word* | *ADD*

**2.1.3 Format Field**

The assembler formats for the instruction and the architecture level at which the instruction was originally defined are given in the *Format* field. If the instruction definition was later extended, the architecture levels at which it was extended and the assembler formats for the extended definition are shown in their order of extension (for an example, see *C.cond fmt*). The MIPS architecture levels are inclusive; higher architecture levels include all instructions in previous levels. Extensions to instructions are backwards compatible. The original assembler formats are valid for the extended architecture.

**Figure 2.4 Example of Instruction Format**

<table>
<thead>
<tr>
<th>Format:</th>
<th>MIPS32</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADD fd, rs, rt</td>
<td></td>
</tr>
</tbody>
</table>

The assembler format is shown with literal parts of the assembler instruction printed in uppercase characters. The variable parts, the operands, are shown as the lowercase names of the appropriate fields. The architectural level at which the instruction was first defined, for example “MIPS32” is shown at the right side of the page.

There can be more than one assembler format for each architecture level. Floating point operations on formatted data show an assembly format with the actual assembler mnemonic for each valid value of the *fmt* field. For example, the *ADD fmt* instruction lists both ADD.S and ADD.D.
2.1 Understanding the Instruction Fields

The assembler format lines sometimes include parenthetical comments to help explain variations in the formats (once again, see C.cond.fmt). These comments are not a part of the assembler format.

2.1.4 Purpose Field

The *Purpose* field gives a short description of the use of the instruction.

**Figure 2.5 Example of Instruction Purpose**

<table>
<thead>
<tr>
<th>Purpose: Add Word</th>
</tr>
</thead>
<tbody>
<tr>
<td>To add 32-bit integers. If an overflow occurs, then trap.</td>
</tr>
</tbody>
</table>

2.1.5 Description Field

If a one-line symbolic description of the instruction is feasible, it appears immediately to the right of the *Description* heading. The main purpose is to show how fields in the instruction are used in the arithmetic or logical operation.

**Figure 2.6 Example of Instruction Description**

<table>
<thead>
<tr>
<th>Description: GPR[rd] ← GPR[rs] + GPR[rt]</th>
</tr>
</thead>
<tbody>
<tr>
<td>The 32-bit word value in GPR rt is added to the 32-bit value in GPR rs to produce a 32-bit result.</td>
</tr>
<tr>
<td>• If the addition results in 32-bit 2’s complement arithmetic overflow, the destination register is not modified and an Integer Overflow exception occurs.</td>
</tr>
<tr>
<td>• If the addition does not overflow, the 32-bit result is signed-extended and placed into GPR rd.</td>
</tr>
</tbody>
</table>

The body of the section is a description of the operation of the instruction in text, tables, and figures. This description complements the high-level language description in the *Operation* section.

This section uses acronyms for register descriptions. “GPR rt” is CPU general-purpose register specified by the instruction field rt. “FPR fs” is the floating point operand register specified by the instruction field fs. “CP1 register fd” is the coprocessor 1 general register specified by the instruction field fd. “FCSR” is the floating point *Control / Status* register.

2.1.6 Restrictions Field

The *Restrictions* field documents any possible restrictions that may affect the instruction. Most restrictions fall into one of the following six categories:

- Valid values for instruction fields (for example, see floating point ADD fmt)
- ALIGNMENT requirements for memory addresses (for example, see LW)
- Valid values of operands (for example, see DADD)
- Valid operand formats (for example, see floating point ADD.fmt)
2.1 Understanding the Instruction Fields

- Order of instructions necessary to guarantee correct execution. These ordering constraints avoid pipeline hazards for which some processors do not have hardware interlocks (for example, see MUL).
- Valid memory access types (for example, see LL/SC)

**Figure 2.7 Example of Instruction Restrictions**

<table>
<thead>
<tr>
<th>Restrictions:</th>
</tr>
</thead>
<tbody>
<tr>
<td>If either GPR ( rt ) or GPR ( rs ) does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is UNPREDICTABLE.</td>
</tr>
</tbody>
</table>

### 2.1.7 Operation Field

The *Operation* field describes the operation of the instruction as pseudocode in a high-level language notation resembling Pascal. This formal description complements the *Description* section; it is not complete in itself because many of the restrictions are either difficult to include in the pseudocode or are omitted for legibility.

**Figure 2.8 Example of Instruction Operation**

```plaintext
Operation:

if NotWordValue(GPR[rs]) or NotWordValue(GPR[rt]) then
  UNPREDICTABLE
endif

temp ← (GPR[rs]31||GPR[rs]31..0) + (GPR[rt]31||GPR[rt]31..0)
if temp32 ≠ temp31 then
  SignalException(IntegerOverflow)
else
  GPR[rd] ← sign_extend(temp31..0)
endif
```

See 2.2 “Operation Section Notation and Functions” on page 23 for more information on the formal notation used here.

### 2.1.8 Exceptions Field

The *Exceptions* field lists the exceptions that can be caused by *Operation* of the instruction. It omits exceptions that can be caused by the instruction fetch, for instance, TLB Refill, and also omits exceptions that can be caused by asynchronous external events such as an Interrupt. Although a Bus Error exception may be caused by the operation of a load or store instruction, this section does not list Bus Error for load and store instructions because the relationship between load and store instructions and external error indications, like Bus Error, are dependent upon the implementation.

**Figure 2.9 Example of Instruction Exception**

<table>
<thead>
<tr>
<th>Exceptions:</th>
</tr>
</thead>
<tbody>
<tr>
<td>Integer Overflow</td>
</tr>
</tbody>
</table>

An instruction may cause implementation-dependent exceptions that are not present in the *Exceptions* section.
2.1.9 Programming Notes and Implementation Notes Fields

The Notes sections contain material that is useful for programmers and implementors, respectively, but that is not necessary to describe the instruction and does not belong in the description sections.

Figure 2.10 Example of Instruction Programming Notes

<table>
<thead>
<tr>
<th>Programming Notes:</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDU performs the same arithmetic operation but does not trap on overflow.</td>
</tr>
</tbody>
</table>

2.2 Operation Section Notation and Functions

In an instruction description, the Operation section uses a high-level language notation to describe the operation performed by each instruction. Special symbols used in the pseudocode are described in the previous chapter. Specific pseudocode functions are described below.

This section presents information about the following topics:

- “Instruction Execution Ordering” on page 23
- “Pseudocode Functions” on page 23

2.2.1 Instruction Execution Ordering

Each of the high-level language statements in the Operations section are executed sequentially (except as constrained by conditional and loop constructs).

2.2.2 Pseudocode Functions

There are several functions used in the pseudocode descriptions. These are used either to make the pseudocode more readable, to abstract implementation-specific behavior, or both. These functions are defined in this section, and include the following:

- “Coprocessor General Register Access Functions” on page 23
- “Memory Operation Functions” on page 25
- “Floating Point Functions” on page 28
- “Miscellaneous Functions” on page 31

2.2.2.1 Coprocessor General Register Access Functions

Defined coprocessors, except for CP0, have instructions to exchange words and doublewords between coprocessor general registers and the rest of the system. What a coprocessor does with a word or doubleword supplied to it and how a coprocessor supplies a word or doubleword is defined by the coprocessor itself. This behavior is abstracted into the functions described in this section.
2.2 Operation Section Notation and Functions

**COP_LW**

The COP_LW function defines the action taken by coprocessor \( z \) when supplied with a word from memory during a load word operation. The action is coprocessor-specific. The typical action would be to store the contents of memword in coprocessor general register \( rt \).

**Figure 2.11 COP_LW Pseudocode Function**

```plaintext
COP_LW (z, rt, memword)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memword: A 32-bit word value supplied to the coprocessor
   /* Coprocessor-dependent action */
endfunction COP_LW
```

**COP_LD**

The COP_LD function defines the action taken by coprocessor \( z \) when supplied with a doubleword from memory during a load doubleword operation. The action is coprocessor-specific. The typical action would be to store the contents of memdouble in coprocessor general register \( rt \).

**Figure 2.12 COP_LD Pseudocode Function**

```plaintext
COP_LD (z, rt, memdouble)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   memdouble: 64-bit doubleword value supplied to the coprocessor.
   /* Coprocessor-dependent action */
endfunction COP_LD
```

**COP_SW**

The COP_SW function defines the action taken by coprocessor \( z \) to supply a word of data during a store word operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order word in coprocessor general register \( rt \).

**Figure 2.13 COP_SW Pseudocode Function**

```plaintext
dataword ← COP_SW (z, rt)
   z: The coprocessor unit number
   rt: Coprocessor general register specifier
   dataword: 32-bit word value
   /* Coprocessor-dependent action */
endfunction COP_SW
```

**COP_SD**

The COP_SD function defines the action taken by coprocessor \( z \) to supply a doubleword of data during a store doubleword operation. The action is coprocessor-specific. The typical action would be to supply the contents of the low-order doubleword in coprocessor general register \( rt \).
2.2 Operation Section Notation and Functions

Figure 2.14 COP_SD Pseudocode Function

```plaintext
datadouble ← COP_SD (z, rt)
z: The coprocessor unit number
rt: Coprocessor general register specifier
datadouble: 64-bit doubleword value

/* Coprocessor-dependent action */
endfunction COP_SD
```

**CoprocessorOperation**

The CoprocessorOperation function performs the specified Coprocessor operation.

Figure 2.15 CoprocessorOperation Pseudocode Function

```plaintext
CoprocessorOperation (z, cop_fun)

/* z: Coprocessor unit number */
/* cop_fun: Coprocessor function from function field of instruction */

/* Transmit the cop_fun value to coprocessor z */
endfunction CoprocessorOperation
```

2.2.2.2 Memory Operation Functions

Regardless of byte ordering (big- or little-endian), the address of a halfword, word, or doubleword is the smallest byte address of the bytes that form the object. For big-endian ordering this is the most-significant byte; for a little-endian ordering this is the least-significant byte.

In the Operation pseudocode for load and store operations, the following functions summarize the handling of virtual addresses and the access of physical memory. The size of the data item to be loaded or stored is passed in the Access-Length field. The valid constant names and values are shown in Table 2.1. The bytes within the addressed unit of memory (word for 32-bit processors or doubleword for 64-bit processors) that are used can be determined directly from the AccessLength and the two or three low-order bits of the address.

**AddressTranslation**

The AddressTranslation function translates a virtual address to a physical address and its cacheability and coherency attribute, describing the mechanism used to resolve the memory reference.

Given the virtual address `vAddr`, and whether the reference is to Instructions or Data (`IorD`), find the corresponding physical address (`pAddr`) and the cacheability and coherency attribute (`CCA`) used to resolve the reference. If the virtual address is in one of the unmapped address spaces, the physical address and CCA are determined directly by the virtual address. If the virtual address is in one of the mapped address spaces then the TLB or fixed mapping MMU determines the physical address and access type; if the required translation is not present in the TLB or the desired access is not permitted, the function fails and an exception is taken.

Figure 2.16 AddressTranslation Pseudocode Function

```plaintext
(pAddr, CCA) ← AddressTranslation (vAddr, IorD, LorS)

/* pAddr: physical address */
/* CCA: Cacheability&Coherency Attribute, the method used to access caches */
```
2.2 Operation Section Notation and Functions

LoadMemory

The LoadMemory function loads a value from memory.

This action uses cache and main memory as specified in both the Cacheability and Coherency Attribute (CCA) and the access (IorD) to find the contents of AccessLength memory bytes, starting at physical location pAddr. The data is returned in a fixed-width naturally aligned memory element (MemElem). The low-order 2 (or 3) bits of the address and the AccessLength indicate which of the bytes within MemElem need to be passed to the processor. If the memory access type of the reference is uncached, only the referenced bytes are read from memory and marked as valid within the memory element. If the access type is cached but the data is not present in cache, an implementation-specific size and alignment block of memory is read and loaded into the cache to satisfy a load reference. At a minimum, this block is the entire memory element.

Figure 2.17 LoadMemory Pseudocode Function

```
MemElem ← LoadMemory (CCA, AccessLength, pAddr, vAddr, IorD)
```

StoreMemory

The StoreMemory function stores a value to memory.

The specified data is stored into the physical location pAddr using the memory hierarchy (data caches and main memory) as specified by the Cacheability and Coherency Attribute (CCA). The MemElem contains the data for an aligned, fixed-width memory element (a word for 32-bit processors, a doubleword for 64-bit processors), though only the bytes that are actually stored to memory need be valid. The low-order two (or three) bits of pAddr and the AccessLength field indicate which of the bytes within the MemElem data should be stored; only these bytes in memory will actually be changed.

Figure 2.18 StoreMemory Pseudocode Function

```
StoreMemory (CCA, AccessLength, MemElem, pAddr, vAddr)
```
2.2 Operation Section Notation and Functions

/* CCA: Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. */
/* AccessLength: Length, in bytes, of access */
/* MemElem: Data in the width and alignment of a memory element. */
/* The width is the same size as the CPU general */
/* purpose register, either 4 or 8 bytes, */
/* aligned on a 4- or 8-byte boundary. For a */
/* partial-memory-element store, only the bytes that will be*/
/* stored must be valid.*/
/* pAddr: physical address */
/* vAddr: virtual address */

endfunction StoreMemory

Prefetch

The Prefetch function prefetches data from memory.

Prefetch is an advisory instruction for which an implementation-specific action is taken. The action taken may increase performance but must not change the meaning of the program or alter architecturally visible state.

Figure 2.19 Prefetch Pseudocode Function

Prefetch (CCA, pAddr, vAddr, DATA, hint)

/* CCA: Cacheability&Coherency Attribute, the method used to access */
/* caches and memory and resolve the reference. */
/* pAddr: physical address */
/* vAddr: virtual address */
/* DATA: Indicates that access is for DATA */
/* hint: hint that indicates the possible use of the data */

endfunction Prefetch

Table 2.1 lists the data access lengths and their labels for loads and stores.

Table 2.1 AccessLength Specifications for Loads/Stores

<table>
<thead>
<tr>
<th>AccessLength Name</th>
<th>Value</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>DOUBLEWORD</td>
<td>7</td>
<td>8 bytes (64 bits)</td>
</tr>
<tr>
<td>SEPTIBYTE</td>
<td>6</td>
<td>7 bytes (56 bits)</td>
</tr>
<tr>
<td>SEXTIBYTE</td>
<td>5</td>
<td>6 bytes (48 bits)</td>
</tr>
<tr>
<td>QUINTIBYTE</td>
<td>4</td>
<td>5 bytes (40 bits)</td>
</tr>
<tr>
<td>WORD</td>
<td>3</td>
<td>4 bytes (32 bits)</td>
</tr>
<tr>
<td>TRIPLEBYTE</td>
<td>2</td>
<td>3 bytes (24 bits)</td>
</tr>
<tr>
<td>HALFWORD</td>
<td>1</td>
<td>2 bytes (16 bits)</td>
</tr>
<tr>
<td>BYTE</td>
<td>0</td>
<td>1 byte (8 bits)</td>
</tr>
</tbody>
</table>

SyncOperation

The SyncOperation function orders loads and stores to synchronize shared memory.
This action makes the effects of the synchronizable loads and stores indicated by \textit{stype} occur in the same order for all processors.

\textbf{Figure 2.20 SyncOperation Pseudocode Function}

\begin{verbatim}
SyncOperation(stype)

/* stype: Type of load/store ordering to perform. */
/* Perform implementation-dependent operation to complete the */
/* required synchronization operation */
endfunction SyncOperation
\end{verbatim}

\subsection{2.2.2.3 Floating Point Functions}

The pseudocode shown below specifies how the unformatted contents loaded or moved to CP1 registers are interpreted to form a formatted value. If an FPR contains a value in some format, rather than unformatted contents from a load (uninterpreted), it is valid to interpret the value in that format (but not to interpret it in a different format).

\textbf{ValueFPR}

The ValueFPR function returns a formatted value from the floating point registers.

\textbf{Figure 2.21 ValueFPR Pseudocode Function}

\begin{verbatim}
value ← ValueFPR(fpr, fmt)

/* value: The formatted value from the FPR */
/* fpr: The FPR number */
/* fmt: The format of the data, one of: */
/* S, D, W, L, PS, */
/* OB, QH, */
/* UNINTERPRETEDWORD, */
/* UNINTERPRETED_DOUBLEWORD */
/* The UNINTERPRETED values are used to indicate that the datatype */
/* is not known as, for example, in SWC1 and SDC1 */

case fmt of
  S, W, UNINTERPRETED_WORD:
    valueFPR ← UNPREDICTABLE32 || FPR[fpr]31..0

  D, UNINTERPRETED_DOUBLEWORD:
    if (FP32RegistersMode = 0)
      if (fpr \neq 0) then
        valueFPR ← UNPREDICTABLE
      else
        valueFPR ← FPR[fpr+1]31..0 || FPR[fpr]31..0
      endif
    else
      valueFPR ← FPR[fpr]
    endif

  L, PS, OB, QH:
    if (FP32RegistersMode = 0) then
      valueFPR ← UNPREDICTABLE
\end{verbatim}
else
    valueFPR ← FPR[fpr]
endif

DEFAULT:
    valueFPR ← UNPREDICTABLE
endcase
endfunction ValueFPR

The pseudocode shown below specifies the way a binary encoding representing a formatted value is stored into CP1 registers by a computational or move operation. This binary representation is visible to store or move-from instructions. Once an FPR receives a value from the StoreFPR(), it is not valid to interpret the value with ValueFPR() in a different format.

_StoreFPR_

**Figure 2.22 StoreFPR Pseudocode Function**

StoreFPR (fpr, fmt, value)

/* fpr: The FPR number */
/* fmt: The format of the data, one of: */
/* S, D, W, L, PS, */
/* OB, QH, */
/* UNINTERPRETED_WORD, */
/* UNINTERPRETED_DOUBLEWORD */
/* value: The formattted value to be stored into the FPR */

/* The UNINTERPRETED values are used to indicate that the datatype */
/* is not known as, for example, in LWC1 and LDC1 */

case fmt of
  S, W, UNINTERPRETED_WORD:
    FPR[fpr] ← UNPREDICTABLE12 || value31..0

  D, UNINTERPRETED_DOUBLEWORD:
    if (FP32RegistersMode = 0)
      if (fpr ≠ 0) then
        UNPREDICTABLE
      else
        FPR[fpr] ← UNPREDICTABLE12 || value31..0
        FPR[fpr+1] ← UNPREDICTABLE12 || value63..32
      endif
    else
      FPR[fpr] ← value
    endif

  L, PS, OB, QH:
    if (FP32RegistersMode = 0) then
      UNPREDICTABLE
    else
      FPR[fpr] ← value
    endif
endcase
endfunction StoreFPR

The pseudocode shown below checks for an enabled floating point exception and conditionally signals the exception.

**CheckFPException**

**Figure 2.23 CheckFPException Pseudocode Function**

```
CheckFPException()
/* A floating point exception is signaled if the E bit of the Cause field is a 1 */
/* (Unimplemented Operations have no enable) or if any bit in the Cause field */
/* and the corresponding bit in the Enable field are both 1 */

if ((FCSR17 = 1) or
    ((FCSR16..12 and FCSR11..7) = 0)) then
    SignalException(FloatingPointException)
endif
```  

endfunction CheckFPException

**FPConditionCode**

The FPConditionCode function returns the value of a specific floating point condition code.

**Figure 2.24 FPConditionCode Pseudocode Function**

```
if cc = 0 then
    FPConditionCode ← FCSR23
else
    FPConditionCode ← FCSR24+cc
endif
```  

endfunction FPConditionCode

**SetFPConditionCode**

The SetFPConditionCode function writes a new value to a specific floating point condition code.

**Figure 2.25 SetFPConditionCode Pseudocode Function**

```
SetFPConditionCode(cc, tf)
if cc = 0 then
    FCSR ← FCSR31..24 || tf || FCSR22..0
else
    FCSR ← FCSR31..25+cc || tf || FCSR23+cc..0
endif
```  

endfunction SetFPConditionCode
2.2.2.4 Miscellaneous Functions

This section lists miscellaneous functions not covered in previous sections.

**SignalException**

The SignalException function signals an exception condition.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.26 SignalException Pseudocode Function**

```plaintext
SignalException(Exception, argument)

/* Exception: The exception condition that exists. */
/* argument: A exception-dependent argument, if any */
endfunction SignalException
```

**SignalDebugBreakpointException**

The SignalDebugBreakpointException function signals a condition that causes entry into Debug Mode from non-Debug Mode.

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.27 SignalDebugBreakpointException Pseudocode Function**

```plaintext
SignalDebugBreakpointException()
endfunction SignalDebugBreakpointException
```

**SignalDebugModeBreakpointException**

The SignalDebugModeBreakpointException function signals a condition that causes entry into Debug Mode from Debug Mode (i.e., an exception generated while already running in Debug Mode).

This action results in an exception that aborts the instruction. The instruction operation pseudocode never sees a return from this function call.

**Figure 2.28 SignalDebugModeBreakpointException Pseudocode Function**

```plaintext
SignalDebugModeBreakpointException()
endfunction SignalDebugModeBreakpointException
```

**NullifyCurrentInstruction**

The NullifyCurrentInstruction function nullifies the current instruction.

The instruction is aborted, inhibiting not only the functional effect of the instruction, but also inhibiting all exceptions detected during fetch, decode, or execution of the instruction in question. For branch-likely instructions, nullification kills the instruction in the delay slot of the branch likely instruction.
Figure 2.29 NullifyCurrentInstruction PseudoCode Function

NullifyCurrentInstruction()
endfunction NullifyCurrentInstruction

JumpDelaySlot

The JumpDelaySlot function is used in the pseudocode for the PC-relative instructions in the MIPS16e ASE. The function returns TRUE if the instruction at \( v\text{Addr} \) is executed in a jump delay slot. A jump delay slot always immediately follows a JR, JAL, JALR, or JALX instruction.

Figure 2.30 JumpDelaySlot Pseudocode Function

JumpDelaySlot(vAddr)

/* vAddr: Virtual address */
endfunction JumpDelaySlot

NotWordValue

The NotWordValue function returns a boolean value that determines whether the 64-bit value contains a valid word (32-bit) value. Such a value has bits 63..32 equal to bit 31.

Figure 2.31 NotWordValue Pseudocode Function

result \leftarrow \text{NotWordValue}(value)

/* result: True if the value is not a correct sign-extended word value; */
/* False otherwise */

/* value: A 64-bit register value to be checked */
NotWordValue \leftarrow value_{63..32} \neq (value_{31})^{32}
endfunction NotWordValue

PolyMult

The PolyMult function multiplies two binary polynomial coefficients.

Figure 2.32 PolyMult Pseudocode Function

PolyMult(x, y)

\begin{align*}
\text{temp} & \leftarrow 0 \\
\text{for } i \text{ in } 0 \ldots 31 \\
\quad \text{if } x_i = 1 \text{ then} \\
\qquad \text{temp} & \leftarrow \text{temp } \oplus (y_{31-i} \ldots 0 || 0^i) \\
\quad \text{endif} \\
\text{endfor} \\
\text{PolyMult} & \leftarrow \text{temp}
\end{align*}
endfunction PolyMult
2.3 Op and Function Subfield Notation

In some instructions, the instruction subfields op and function can have constant 5- or 6-bit values. When reference is made to these instructions, uppercase mnemonics are used. For instance, in the floating point ADD instruction, op=COP1 and function=ADD. In other cases, a single field has both fixed and variable subfields, so the name contains both upper- and lowercase characters.

2.4 FPU Instructions

In the detailed description of each FPU instruction, all variable subfields in an instruction format (such as fs, ft, immediate, and so on) are shown in lowercase. The instruction name (such as ADD, SUB, and so on) is shown in uppercase.

For the sake of clarity, an alias is sometimes used for a variable subfield in the formats of specific instructions. For example, rs=base in the format for load and store instructions. Such an alias is always lowercase since it refers to a variable subfield.

Bit encodings for mnemonics are given in Volume I, in the chapters describing the CPU, FPU, MDMX, and MIPS16e instructions.

See “Op and Function Subfield Notation” on page 33 for a description of the op and function subfields.
Chapter 3

The MIPS64® SIMD Architecture

The MIPS® SIMD Architecture (MSA) module adds new instructions to the industry-standard MIPS Release 5 ("R5") architecture that allow efficient parallel processing of vector operations. This functionality is of growing importance across a range of consumer electronics and enterprise applications.

In consumer electronics, while dedicated, non-programmable hardware aids the CPU and GPU by handling heavy-duty multimedia codecs, there is a recognized trend toward adding a software-programmable solution in the CPU to handle emerging applications or a small number of functions not covered by the dedicated hardware. In this way, SIMD can provide increased system flexibility, and the MSA is ideal for these applications.

However, the MSA is not just another multimedia SIMD extension. Rather than focusing on narrowly defined instructions that must have optimized code written manually in assembly language in order to be utilized, the MSA is designed to accelerate compute-intensive applications in conjunction with leveraging generic compiler support.

A wide range of applications – including data mining, feature extraction in video, image and video processing, human-computer interaction, and others – have some built-in data parallelism that lends itself well to SIMD. These compute-intensive software packages will not be written in assembly for any specific architecture, but rather in high-level languages using operations on vector data types.

The MSA module was implemented with strict adherence to RISC (Reduced Instruction Set Computer) design principles. From the beginning, MIPS architects designed the MSA with a carefully selected, simple SIMD instruction set that is not only programmer- and compiler-friendly, but also hardware-efficient in terms of speed, area, and power consumption. The simple instructions are also easy to support within high-level languages, enabling fast and simple development of new code, as well as leverage of existing code.

This chapter describes the purpose and key features of the MIPS64® SIMD Architecture (MSA).

3.1 Overview

The MSA complements the well-established MIPS architecture with a set of more than 150 new instructions operating on 32 vector registers of 8-, 16-, 32-, and 64-bit integer, 16-and 32-bit fixed-point, or 32- and 64-bit floating-point data elements. In the current release, MSA implements 128-bit wide vector registers shared with the 64-bit wide floating-point unit (FPU) registers.

In multi-threaded implementations, MSA allows for fewer than 32 physical vector registers per hardware thread context. The thread contexts have access to as many vector registers as needed, up to the full 32 vector registers set defined by the architecture. When the hardware runs out of physical vector registers, the OS re-schedules the running threads or processes to accommodate the pending requests. The actual mapping of the physical vector registers to the hardware thread contexts is managed by the hardware.

The MSA floating-point implementation is compliant with the IEEE Standard for Floating-Point Arithmetic 754™-2008. All standard operations are provided for 32-bit and 64-bit floating-point data. 16-bit floating-point storage format is supported through conversion instructions to/from 32-bit floating-point data. In the case of a float-
3.2 MSA Software Detection

The presence of MSA implementation is indicated by the Config3 MSAP bit (CP0 Register 16, Select 3, bit 28) as shown in Figure 3-1. MSAP bit is fixed by the hardware implementation and is read-only for the software. The software may determine if the MSA is implemented by checking if the MSAP bit is set. Any attempt to execute MSA instructions must cause a Reserved Instruction Exception if the MSAP bit is not set.

![Figure 3-1 Config3 (CP0 Register 16, Select 3) MSA Implementation Present Bit](image)

Config5 MSAEn bit (CP0 Register 16, Select 5, bit 27), shown in Figure 3-2, is used to enable the MSA instructions. Executing a MSA instruction when MSAEn bit is not set causes a MSA Disabled Exception, see Section 3.5.1 “Handling the MSA Disabled Exception”. The reset state of the MSAEn bit is zero.

![Figure 3-2 Config5 (CP0 Register 16, Select 5) MSA Enable Bit](image)

3.3 MSA Vector Registers

The MSA operates on 32 128-bit wide vector registers. If both MSA and the scalar floating-point unit (FPU) are present, the 128-bit MSA vector registers extend and share the 64-bit FPU registers. MSA and FPU can not be both present, unless the FPU has 64-bit floating-point registers.

MSA vector register have four data formats: byte (8-bit), halfword (16-bit), word (32-bit), doubleword (64-bit). Corresponding to the associated data format, a vector register consists of a number of elements indexed from 0 to n,
where the least significant bit of the 0th element is the vector register bit 0 and the most significant bit of the nth element is the vector register bit 127.

When both FPU and MSA are present, the floating-point registers are mapped on the corresponding MSA vector registers as the 0th elements.

### 3.3.1 Registers Layout

Figure 3-3 through Figure 3-6 show the vector register layout for elements of all four data formats where [n] refers to the nth vector element and MSB and LSB stand for the element’s Most Significant and Least Significant Byte.

**Figure 3-3 MSA Vector Register Byte Elements**

```
<table>
<thead>
<tr>
<th>127</th>
<th>120</th>
<th>119</th>
<th>112</th>
<th>111</th>
<th>104</th>
<th>103</th>
<th>96</th>
<th>95</th>
<th>88</th>
<th>87</th>
<th>80</th>
<th>79</th>
<th>72</th>
<th>71</th>
<th>64</th>
<th>63</th>
<th>56</th>
<th>55</th>
<th>48</th>
<th>47</th>
<th>40</th>
<th>39</th>
<th>32</th>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
</table>
```

**Figure 3-4 MSA Vector Register Halfword Elements**

```
<table>
<thead>
<tr>
<th>127</th>
<th>112</th>
<th>111</th>
<th>96</th>
<th>95</th>
<th>80</th>
<th>79</th>
<th>64</th>
<th>63</th>
<th>48</th>
<th>47</th>
<th>32</th>
<th>31</th>
<th>16</th>
<th>15</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Figure 3-5 MSA Vector Register Word Elements**

```
<table>
<thead>
<tr>
<th>127</th>
<th>96</th>
<th>95</th>
<th>64</th>
<th>63</th>
<th>32</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td></td>
</tr>
</tbody>
</table>
```

**Figure 3-6 MSA Vector Register Doubleword Elements**

```
<table>
<thead>
<tr>
<th>127</th>
<th>64</th>
<th>63</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>[1]</td>
<td>[0]</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MSB</td>
<td>LSB</td>
<td>MSB</td>
<td>LSB</td>
</tr>
</tbody>
</table>
```
3.3 MSA Vector Registers

The vector register layout for slide instructions SLD and SLDI is a 2-dimensional byte array, with as many rows as bytes in the integer data format. For byte data format, the 1-row array is reduced to the vector shown in Figure 3-3. For halfword, the byte array has 2 rows (Figure 3-7), there are 4 rows for word (Figure 3-8), and 8 rows (Figure 3-9) for doubleword data format.

Figure 3-7 MSA Vector Register as 2-Row Byte Array

<table>
<thead>
<tr>
<th>63</th>
<th>56</th>
<th>55</th>
<th>48</th>
<th>47</th>
<th>40</th>
<th>39</th>
<th>32</th>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 3-8 MSA Vector Register as 4-Row Byte Array

<table>
<thead>
<tr>
<th>31</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td>13</td>
<td>12</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>10</td>
<td>9</td>
<td>8</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td>5</td>
<td>4</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Figure 3-9 MSA Vector Register as 8-Row Byte Array

<table>
<thead>
<tr>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>15</td>
<td>14</td>
<td></td>
<td></td>
</tr>
<tr>
<td>13</td>
<td>12</td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>10</td>
<td></td>
<td></td>
</tr>
<tr>
<td>9</td>
<td>8</td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>6</td>
<td></td>
<td></td>
</tr>
<tr>
<td>5</td>
<td>4</td>
<td></td>
<td></td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MSA vectors are stored in memory starting from the 0th element at the lowest byte address. The byte order of each element follows the big- or little-endian convention as indicated by the BE bit in the CP0 Config register (CP0 Register 16, Select 0, bit 15). For example, Table 3.1 shows the memory representation for a MSA vector consisting of word elements in both big- and little-endian mode.
### 3.3 MSA Vector Registers

#### 3.3.2 Floating-Point Registers Mapping

The scalar floating-point unit (FPU) registers are mapped on the MSA vector registers. To facilitate register data sharing between scalar floating-point instructions and vector instructions, the FPU is required to use 64-bit floating-point registers operating in 64-bit mode. More specifically:

- If MSA and FPU are both present, then the FPU must implement 64-bit floating point registers, i.e. bits `Config3MSA` and `FIRF64` (CP1 Control Register 0, bit 22) are set.

- If MSA and FPU are both present, then the FPU must be compliant with the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008, i.e. the read-only bits `FCSR\textsubscript{NAN2008}` and `FCSR\textsubscript{ABS2008}` (CP1 Control Register 31, bits 18 and 19) are set.

- MSA instructions are not enabled while the FPU (Coprocessor 1) is usable and operates in 32-bit mode. i.e. bit `Status\textsubscript{CU1}` (CP Register 12, Select 0, bit 29) is set and bit `Status\textsubscript{FR}` (CP Register 12, Select 0, bit 26) is not set. Any attempt to execute MSA instructions with `Status\textsubscript{CU1}` set and `Status\textsubscript{FR}` clear will generate the Reserved Instruction exception.

### Table 3.1 Word Vector Memory Representation

<table>
<thead>
<tr>
<th>Word Vector Element</th>
<th>Little-Endian Byte Address Offset</th>
<th>Big-Endian Byte Address Offset</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Word [0]</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Byte [0] / LSB</td>
<td>0</td>
<td>3</td>
</tr>
<tr>
<td>Byte [1]</td>
<td>1</td>
<td>2</td>
</tr>
<tr>
<td>Byte [2]</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>Byte [3] / MSB</td>
<td>3</td>
<td>0</td>
</tr>
<tr>
<td><strong>Word [1]</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Byte [0] / LSB</td>
<td>4</td>
<td>7</td>
</tr>
<tr>
<td>Byte [1]</td>
<td>5</td>
<td>6</td>
</tr>
<tr>
<td>Byte [2]</td>
<td>6</td>
<td>5</td>
</tr>
<tr>
<td>Byte [3] / MSB</td>
<td>7</td>
<td>4</td>
</tr>
<tr>
<td><strong>Word [2]</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Byte [0] / LSB</td>
<td>8</td>
<td>11</td>
</tr>
<tr>
<td>Byte [1]</td>
<td>9</td>
<td>10</td>
</tr>
<tr>
<td>Byte [2]</td>
<td>10</td>
<td>9</td>
</tr>
<tr>
<td>Byte [3] / MSB</td>
<td>11</td>
<td>8</td>
</tr>
<tr>
<td><strong>Word [3]</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Byte [0] / LSB</td>
<td>12</td>
<td>15</td>
</tr>
<tr>
<td>Byte [1]</td>
<td>13</td>
<td>14</td>
</tr>
<tr>
<td>Byte [2]</td>
<td>14</td>
<td>13</td>
</tr>
</tbody>
</table>
3.4 MSA Control Registers

When \( \text{Status}_{\text{FR}} \) is set, the read and write operations for the FPU/MSA mapped floating-point registers are defined as follows:

- A read operation from the floating-point register \( r \), where \( r = 0, \ldots, 31 \), returns the value of the element with index 0 in the vector register \( r \). The element's format is word for 32-bit (single precision floating-point) read or double for 64-bit (double precision floating-point) read.

- A 32-bit read operation from the high part of the floating-point register \( r \), where \( r = 0, \ldots, 31 \), returns the value of the word element with index 1 in the vector register \( r \).

- A write operation of value \( V \) to the floating-point register \( r \), where \( r = 0, \ldots, 31 \), writes \( V \) to the element with index 0 in the vector register \( r \) and all remaining elements are UNPREDICTABLE. Figure 3-10 and Figure 3-11 show the vector register \( r \) after writing a 32-bit (single precision floating-point) and a 64-bit (double precision floating-point) value \( V \) to the floating-point register \( r \).

- A 32-bit write operation of value \( V \) to the high part of the floating-point register \( r \), where \( r = 0, \ldots, 31 \), writes \( V \) to the word element with index 1 in the vector register \( r \), preserves word element 0, and all remaining elements are UNPREDICTABLE. Figure 3-12 shows the vector register \( r \) after writing a 32-bit value \( V \) to the floating-point register \( r \).

Changing the \( \text{Status}_{\text{FR}} \) value renders all floating-point and vector registers UNPREDICTABLE.

![Figure 3-10 FPU Word Write Effect on the MSA Vector Register (Status_{FR} set)](https://example.com/figure10)

<table>
<thead>
<tr>
<th>127</th>
<th>96</th>
<th>95</th>
<th>64</th>
<th>63</th>
<th>32</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNPREDICTABLE</td>
<td>UNPREDICTABLE</td>
<td>UNPREDICTABLE</td>
<td>Word value ( V )</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Figure 3-11 FPU Doubleword Write Effect on the MSA Vector Register (Status_{FR} set)](https://example.com/figure11)

<table>
<thead>
<tr>
<th>127</th>
<th>64</th>
<th>63</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNPREDICTABLE</td>
<td>Doubleword value ( V )</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

![Figure 3-12 FPU High Word Write Effect on the MSA Vector Register (Status_{FR} set)](https://example.com/figure12)

<table>
<thead>
<tr>
<th>127</th>
<th>96</th>
<th>95</th>
<th>64</th>
<th>63</th>
<th>32</th>
<th>31</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>UNPREDICTABLE</td>
<td>UNPREDICTABLE</td>
<td>Word value ( V )</td>
<td>Unchanged</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

3.4 MSA Control Registers

The control registers are used to record and manage the MSA state and resources. Two dedicated instructions are provided for this purpose: CFCCMSA (Copy From Control MSA register) and CTCMSA (Copy To Control MSA register). The only information residing outside the MSA control registers is the implementation bit \( \text{Config}_{3\text{MSAP}} \) and the
3.4 MSA Control Registers

enable bit $\text{Config}_{\text{MSAE}}$ discussed in Section 3.2 “MSA Software Detection”.

There are 8 MSA control registers. See Table 3.2 for a summary and the following sections for the complete description.

### Table 3.2 MSA Control Registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Index</th>
<th>Access Mode</th>
<th>Read/Write</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>$\text{MSAIR}_{\text{WRP}} = 1$</td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>$\text{MSAIR}_{\text{WRP}} = 0$</td>
<td></td>
<td></td>
</tr>
<tr>
<td>MSAIR</td>
<td>0</td>
<td>User mode accessible, not privileged</td>
<td>Read Only</td>
<td>Implementation</td>
</tr>
<tr>
<td>MSACSR</td>
<td>1</td>
<td>User mode accessible, not privileged</td>
<td>Read/Write</td>
<td>Control and status</td>
</tr>
<tr>
<td>MSAAccess</td>
<td>2</td>
<td>Privileged</td>
<td>Reserved</td>
<td>Read Only</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Available vector registers mask</td>
</tr>
<tr>
<td>MSASave</td>
<td>3</td>
<td>Privileged</td>
<td>Reserved</td>
<td>Read/Write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Saved vector registers mask</td>
</tr>
<tr>
<td>MSAModify</td>
<td>4</td>
<td>Privileged</td>
<td>Reserved</td>
<td>Read/Write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Modified (written) vector registers mask</td>
</tr>
<tr>
<td>MSAResult</td>
<td>5</td>
<td>Privileged</td>
<td>Reserved</td>
<td>Read Only</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Requested vector registers mask</td>
</tr>
<tr>
<td>MSAMap</td>
<td>6</td>
<td>Privileged</td>
<td>Reserved</td>
<td>Read/Write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Mapping vector register index</td>
</tr>
<tr>
<td>MSAUnmap</td>
<td>7</td>
<td>Privileged</td>
<td>Reserved</td>
<td>Read/Write</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Unmapping vector register index</td>
</tr>
</tbody>
</table>

### 3.4.1 MSA Implementation Register (MSAIR, MSA Control Register 0)

**Compliance Level:** Required if MSA is implemented  
**Access Mode:** Not privileged, user mode accessible

The MSA Implementation Register ($\text{MSAIR}$) is a 32-bit read-only register that contains information specifying the identification of MSA. Figure 3-13 shows the format of the $\text{MSAIR}$; Figure 3-14 describes the $\text{MSAIR}$ fields.

The software can read the $\text{MSAIR}$ using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, all thread contexts share one $\text{MSAIR}$ register instance.

### Figure 3-13 MSAIR Register Format

<table>
<thead>
<tr>
<th>31</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>18</th>
<th>17</th>
<th>16</th>
<th>15</th>
<th>8</th>
<th>7</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>WRP</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ProcessorID</td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>Revision</td>
</tr>
</tbody>
</table>
3.4 MSA Control Registers

### Figure 3-14 MSAIR Register Field Descriptions

<table>
<thead>
<tr>
<th>Fields</th>
<th>Description</th>
<th>Read/Write</th>
<th>Reset State</th>
<th>Compliance</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 31:17</td>
<td>Reserved for future use; reads as zero and must be written as zero.</td>
<td>R0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>WRP 16</td>
<td>Vector Registers Partitioning. Using vector registers partitioning MSA allows for multithreaded implementations with fewer than 32 physical vector registers per hardware thread context.</td>
<td>R</td>
<td>Preset</td>
<td>Required</td>
</tr>
<tr>
<td>ProcID 15:8</td>
<td>Processor ID number</td>
<td>R</td>
<td>Preset</td>
<td>Required</td>
</tr>
<tr>
<td>Rev 7:0</td>
<td>Revision number</td>
<td>R</td>
<td>Preset</td>
<td>Required</td>
</tr>
</tbody>
</table>

#### 3.4.2 MSA Control and Status Register (MSACSR, MSA Control Register 1)

**Compliance Level:** *Required* if MSA is implemented  
**Access Mode:** *Not privileged*, user mode accessible

The MSA Control and Status Register (MSACSR) is a 32-bit read/write register that controls the operation of the MSA unit. *Figure 3-15* shows the format of the MSACSR; *Figure 3-16* describes the MSACSR fields.

The software can read and write the MSACSR using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own MSACSR register instance.

Floating Point Control and Status Register (*FCSR*, CP1 Control Register 31) and MSA Control and Status Register (MSACSR) are closely related in their purpose. However, each serves a different functional unit and can exist independently of the other.

#### Figure 3-15 MSACSR Register Format

1. **FS**: Control flag 25.  
2. **Impl**: Floating Point implementation flag 24.  
3. **NX**: Cause 23.  
4. **Cause**: Cause flags 22-19.  
6. **Flags**: Flags 14-12.  
7. **RM**: Floating Point register set 11.  
8. **EVZOU**: Floating Point condition code flags 10-7.  
9. **VZOU**: MSA condition code flags 6-3.  
10. **I**: MSA instruction set 2.  
11. **I**: MSA instruction set 1.  
12. **I**: MSA instruction set 0.
### Figure 3-16 MSACSR Register Field Descriptions

<table>
<thead>
<tr>
<th>Fields</th>
<th>Description</th>
<th>Read/Write</th>
<th>Reset State</th>
<th>Compliance</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Name</strong></td>
<td><strong>Bits</strong></td>
<td><strong>Description</strong></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0</td>
<td>31:25</td>
<td>Reserved for future use; reads as zero and must be written as zero.</td>
<td>R0</td>
<td>0</td>
</tr>
<tr>
<td>FS</td>
<td>24</td>
<td>Flush to zero. If not implemented, reads as zero and writes are ignored. Every input subnormal value and tiny non-zero result is replaced with zero of the same sign. See Section 3.5.4 “Flush to Zero and Exception Signaling”.</td>
<td>R/W</td>
<td>0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Input subnormal values and tiny non-zero results are not altered. Unimplemented Operation Exception may be signaled as needed.</td>
</tr>
<tr>
<td>1</td>
<td>Replace every input subnormal value and tiny non-zero result with zero of the same sign. No Unimplemented Operation Exception is signaled.</td>
</tr>
</tbody>
</table>

| Impl | 22:21 | Available to control implementation dependent features. | R/W | Undefined | Optional |
| 0 | 20:19 | Reserved for future use; reads as zero and must be written as zero. | R0 | 0 | Reserved |
### 3.4 MSA Control Registers

<table>
<thead>
<tr>
<th>Name</th>
<th>Bits</th>
<th>Description</th>
<th>Read/Write</th>
<th>Reset State</th>
<th>Compliance</th>
</tr>
</thead>
<tbody>
<tr>
<td>NX</td>
<td>18</td>
<td>Non-trapping floating point exception mode. In normal exception mode, the destination register is not written and the floating point exceptions set the Cause bits and trap. In non-trapping exception mode, the operations which would normally signal floating point exceptions do not write the Cause bits and do not trap. All the destination register’s elements are set either to the calculated results or, if the operation would normally signal an exception, to signaling NaN values (see Section 3.5.2 “Handling the MSA Floating Point Exception”) with the least significant 6 bits recording the specific exception type detected for that element in the same format as the Cause field. The Flags bits are updated for all floating-point operation with an IEEE exception condition that does not result in a MSA floating point exception (i.e., the Enable bit is off).</td>
<td>R/W</td>
<td>0</td>
<td>Required for floating-point</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Normal exception mode</td>
</tr>
<tr>
<td>1</td>
<td>Non-trapping exception mode</td>
</tr>
</tbody>
</table>

| Cause | 17:12 | Cause bits. These bits indicate the IEEE exception conditions that arise during the execution of all operations in a vector floating-point instruction. A bit is set to 1 if the corresponding exception condition arises during the execution of any operation in the vector floating-point instruction and is set to 0 otherwise. The exception conditions caused by the preceding vector floating-point instruction can be determined by reading the Cause field. Refer to Table 3.3 for the meaning of each bit. | R/W | Undefined | Required for floating-point |

| Enable | 11:7 | Enable bits. These bits control whether or not a exception is taken when an IEEE exception condition arises for any of the five conditions. The exception is taken when both an Enable bit and the corresponding Cause bit are set either during the execution of any operation in vector floating-point instruction or by moving a value to MSACSR or one of its alternative representations. Note that Cause bit E (Unimplemented Operation) has no corresponding Enable bit; the non-IEEE Unimplemented Operation Exception is defined by MIPS as always enabled. Refer to Table 3.3 for the meaning of each bit. | R/W | Undefined | Required for floating-point |
3.4 MSA Control Registers

<table>
<thead>
<tr>
<th>Fields</th>
<th>Description</th>
<th>Read/Write</th>
<th>Reset State</th>
<th>Compliance</th>
</tr>
</thead>
<tbody>
<tr>
<td>Name</td>
<td>Bits</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Flags</td>
<td>6:2</td>
<td>R/W</td>
<td>Undefined</td>
<td>Required for floating-point</td>
</tr>
<tr>
<td></td>
<td>Flag bits. This field shows any exception conditions that have occurred for all operations in the vector floating-point instructions completed since the flag was last reset by software. When a floating-point operation raises an IEEE exception condition that does not result in a MSA floating point exception (i.e., the Enable bit is off), the corresponding bit(s) in the Flags field are set, while the others remain unchanged. Arithmetic operations that result in a floating point exception (i.e., the Enable bit is on) do not update the Flags bits. This field is never reset by hardware and must be explicitly reset by software. Refer to Table 3.3 for the meaning of each bit.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>RM</td>
<td>1:0</td>
<td>R/W</td>
<td>0</td>
<td>Required for floating-point</td>
</tr>
<tr>
<td></td>
<td>Rounding Mode. This field indicates the rounding mode used for most floating point operations (some operations use a specific rounding mode). Refer to Table 3.4 for the meaning of the encodings of this field.</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Table 3.3 Cause, Enable, and Flag Bit Definitions

<table>
<thead>
<tr>
<th>Bit Name</th>
<th>Bit Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>E</td>
<td>Unimplemented Operation. This bit exists only in the Cause field.</td>
</tr>
<tr>
<td>V</td>
<td>Invalid Operation. The Invalid Operation Exception is signaled if and only if there is no usefully definable result. In these cases the operands are invalid for the operation to be performed. Under default exception handling, i.e. when the Invalid Operation Exception is not enabled, the default floating-point result is a quiet NaN (see Table 3.6).</td>
</tr>
<tr>
<td>Z</td>
<td>Divide by Zero. The Divide by Zero Exception is signaled if and only if an exact infinite result is defined for an operation on finite operands. Under default exception handling, i.e. when the Divide by Zero Exception is not enabled, the default result is an infinity correctly signed according to the operation (see Table 3.6).</td>
</tr>
<tr>
<td>O</td>
<td>Overflow. The Overflow Exception is signaled if and only if the destination format’s largest finite number is exceeded in magnitude by what would have been the rounded floating-point result were the exponent range unbounded. Under default exception handling, i.e. when the Overflow Exception is not enabled, the overflowed rounded result (see Table 3.6) is delivered to the destination. In addition, the Inexact bit in the Cause field is set.</td>
</tr>
</tbody>
</table>
3.4 MSA Control Registers

3.4.3 MSA Access Register (MSAAccess, MSA Control Register 2)

**Compliance Level:** Required for vector registers partitioning (i.e. MSAIR\textsubscript{WRP} set), otherwise Reserved

**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled

The MSA Access register (MSAAccess) is a 32-bit read-only register specifying which of the 32 architecturally defined vector registers W0, …, W31 are available to the software. Figure 3-17 shows the format of the MSAAccess. Vector register W\textsubscript{n}, where n = 0, …, 31, is available and can be used only if MSAAccess\textsubscript{Wn} bit is set. The reset state of the MSA Access register is zero.

The software can read the MSAAccess using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, each thread context has its own MSAAccess register instance.

### Table 3.3 Cause, Enable, and Flag Bit Definitions

<table>
<thead>
<tr>
<th>Bit Name</th>
<th>Bit Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>U</td>
<td>Underflow. If enabled, the Underflow Exception is signaled when a tiny non-zero result is detected after rounding regardless of whether the rounded result is exact or inexact. Under default exception handling, i.e. when the Underflow Exception is not enabled, the rounded result (see Table 3.6) is delivered to the destination and: • If the rounded result is inexact, the Inexact bit in the Cause field is set. • If the rounded result is exact, no bit in the Flags field is set. Such an underflow condition has no observable effect under default handling.</td>
</tr>
<tr>
<td>I</td>
<td>Inexact. Unless stated otherwise, if the rounded result of an operation is inexact -- that is, it differs from what would have been computed were both exponent range and precision unbounded -- then the Inexact Exception is be signaled. Under default exception handling, i.e. when the Inexact Exception is not enabled, the rounded result is delivered to the destination (see Table 3.6).</td>
</tr>
</tbody>
</table>

### Table 3.4 Rounding Modes Definitions

<table>
<thead>
<tr>
<th>RM Field Encoding</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Round to nearest / ties to even. Rounds the result to the nearest representable value. When two representable values are equally near, the result is rounded to the value whose least significant bit is zero (that is, even)</td>
</tr>
<tr>
<td>1</td>
<td>Round toward zero. Rounds the result to the value closest to but not greater in magnitude than the result.</td>
</tr>
<tr>
<td>2</td>
<td>Round towards positive / plus infinity. Rounds the result to the value closest to but not less than the result.</td>
</tr>
<tr>
<td>3</td>
<td>Round towards negative / minus infinity. Rounds the result to the value closest to but not greater than the result.</td>
</tr>
</tbody>
</table>
To get access to vector register \( W_n \), \( n = 0, \ldots, 31 \), the software writes \( n \) to \textit{MSAMap}. \( W_n \) is mapped to an available physical register and \textit{MSAAccess}_{W_n} is set. To free up an already mapped vector register \( W_n \), the software writes \( n \) to \textit{MSAUnmap}. \( W_n \) is unmapped and \textit{MSAAccess}_{W_n} cleared.

The total number of vector registers mapped at any time cannot exceed the number of physical registers implemented.

![MSAAccess Register Format](image)

### 3.4.4 MSA Save Register (MSASave, MSA Control Register 3)

**Compliance Level:** \textit{Required} for vector registers partitioning (i.e. \textit{MSAIRWRP} set), otherwise \textit{Reserved}

**Access Mode:** \textit{Privileged}, accessible only when access to Coprocessor 0 is enabled

The MSA Save register (\textit{MSASave}) is a 32-bit read/write register specifying which of the 32 architecturally defined vector registers \( W_0, \ldots, W_{31} \) have not been saved after a software context switch. Figure 3-18 shows the format of the \textit{MSASave}. The reset state of the MSA Save register is zero.

The software can read and write the \textit{MSASave} using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own \textit{MSASave} register instance.

If both \textit{MSAAccess}_{W_n} and bit \textit{MSASave}_{W_n} are set, where \( n = 0, \ldots, 31 \), then register \( W_n \) has to be saved on behalf of the previous software context and restored with the value corresponding to the current context.

![MSASave Register Format](image)

### 3.4.5 MSA Modify Register (MSAModify, MSA Control Register 4)

**Compliance Level:** \textit{Required} for vector registers partitioning (i.e. \textit{MSAIRWRP} set), otherwise \textit{Reserved}

**Access Mode:** \textit{Privileged}, accessible only when access to Coprocessor 0 is enabled

The MSA Modify register (\textit{MSAModify}) is a 32-bit read/write register specifying which of the 32 architecturally defined vector registers \( W_0, \ldots, W_{31} \) have been modified (written). Figure 3-13 shows the format of the \textit{MSAModify}. The reset state of the MSA Modify register is zero.
The software can read and write the **MSAModify** using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own **MSAModify** register instance.

**MSAModify** is updated by the hardware when the execution of each MSA or FPU instruction completes. The update is a logical or operation, i.e. hardware updates never clear any bits in **MSAModify** register.

If bit **MSAModifyW_n** is set, where \(n = 0, \ldots, 31\), then the software has been granted access to and has modified register \(W_n\) since the last time the software cleared bit \(n\).

**Figure 3-19 MSAModify Register Format**

3 1 3 0 2 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0


### 3.4.6 MSA Request Register (MSARequest, MSA Control Register 5)

**Compliance Level:** Required for vector registers partitioning (i.e. **MSAIRWrp** set), otherwise Reserved  
**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled

The MSA Request register (**MSARequest**) is a 32-bit read-only register specifying which of the 32 architecturally defined vector registers \(W_0, \ldots, W_{31}\) the current MSA or FPU instruction has requested access to but are not yet available, i.e. **MSAAccesW_n** is clear, or are not yet saved, i.e. **MSASaveW_n** is set. **Figure 3-13** shows the format of the **MSARequest**. The reset state of the MSA Request register is zero.

The software can read the **MSARequest** using CFCMSA (Copy From Control MSA register) instruction. If the multi-threading module is present, each thread context has its own **MSARequest** register instance.

**MSARequest** is set by the hardware for each MSA or FPU instruction with all vector registers the instruction will access in either read or write mode. **MSARequest** is always cleared before setting the bits for the current MSA or FPU instruction.

**Figure 3-20 MSARequest Register Format**

3 1 3 0 2 9 2 8 2 7 2 6 2 5 2 4 2 3 2 2 2 1 2 0 1 9 1 8 1 7 1 6 1 5 1 4 1 3 1 2 1 1 1 0 9 8 7 6 5 4 3 2 1 0


### 3.4.7 MSA Map Register (MSAMap, MSA Control Register 6)

**Compliance Level:** Required for vector registers partitioning (i.e. **MSAIRWrp** set), otherwise Reserved  
**Access Mode:** Privileged, accessible only when access to Coprocessor 0 is enabled

The MSA Map register (**MSAMap**) is a 32-bit read/write register specifying a vector register to be mapped. **Figure 3-21** shows the format of the **MSAMap**. **Figure 3-22** describes the **MSAMap** fields.
3.4 MSA Control Registers

The software can read and write the **MSAMap** using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own **MSAMap** register instance.

When value $n$, $n = 0, \ldots, 31$, is written to **MSAMap**, the hardware is instructed to map vector register $W_n$ to one of the available physical registers. The successful mapping is confirmed by setting **MSAAccessWn**.

The total number of vector registers mapped at any time cannot exceed the number of physical registers implemented.

![Figure 3-21 MSAMap Register Format](image)

![Figure 3-22 MSAMap Register Field Descriptions](image)

<table>
<thead>
<tr>
<th>Fields</th>
<th>Description</th>
<th>Read/Write</th>
<th>Reset State</th>
<th>Compliance</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Reserved for future use; reads as zero and must be written as zero.</td>
<td>R0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>n</td>
<td>Vector register index.</td>
<td>R/W</td>
<td>0</td>
<td>Required</td>
</tr>
</tbody>
</table>

### 3.4.8 MSA Unmap Register (MSAUnmap, MSA Control Register 7)

**Compliance Level:** *Required* for vector registers partitioning (i.e. **MSAIRWRP** set), otherwise *Reserved*

**Access Mode:** *Privileged*, accessible only when access to Coprocessor 0 is enabled

The MSA Unmap register (**MSAUnmap**) is a 32-bit read/write register specifying a vector register to be unmapped. Figure 3-23 shows the format of the **MSAUnmap**. Figure 3-24 describes the **MSAUnmap** fields.

The software can read and write the **MSAUnmap** using CFCMSA and CTCMSA (Copy From and To Control MSA register) instructions. If the multi-threading module is present, each thread context has its own **MSAUnmap** register instance.

When value $n$, $n = 0, \ldots, 31$, is written to **MSAUnmap**, the hardware is instructed to unmap vector register $W_n$. The unmapping is confirmed by clearing **MSAAccessWn**.

![Figure 3-23 MSAUnmap Register Format](image)
3.5 Exceptions

MSA instructions can generate the following exceptions (see Table 3.5):

- **Reserved Instruction**, if bit Config3MSAP (CP0 Register 16, Select 3, bit 28) is not set, or if the usable FPU operates in 32-bit mode, i.e. bit StatusCU1 (CP Register 12, Select 0, bit 29) is set and bit StatusFR (CP Register 12, Select 0, bit 26) is not set. This exception uses the common exception vector with ExcCode field in Cause CP0 register set to 0x0a.

- **Coprocessor Unusable**, if CFCMSA or CTCMSA instructions attempt to read or write privileged MSA control registers without Coprocessor 0 access enabled. This exception uses the common exception vector with ExcCode field in Cause CP0 register set to 0x0b and CE field set to 0 to indicate Coprocessor 0.

- **MSA Disabled**, if bit Config5MSAEn (CP0 Register 16, Select 5, bit 27) is not set or, when vector registers partitioning is enabled (i.e. MSAIRWRP set), if any MSA vector register accessed by the instruction is either not available or needs to be saved/restored due to a software context switch. This exception uses the common exception vector with ExcCode field in Cause CP0 register set to 0x15.

- **MSA Floating Point**, a data dependent exception signaled by the MSA floating point instruction. This exception uses the common exception vector with ExcCode field in Cause CP0 register set to 0x0e. The exact reason for taking this exception is in the Cause bits of the MSA Control and Status Register MSACSR.

All MSA reserved opcodes in Table 3.18 are considered to be part of the MIPS SIMD Architecture on cores implementing MSA. These opcodes will generate the following exceptions (see Table 3.5):

- **MSA Disabled**, if MSA instructions are not enabled.

- **Reserved Instruction**, if MSA instructions are enabled.

The conditions under which the MSA instructions are enabled are documented in Section 3.2 “MSA Software Detection” and Section 3.3.2 “Floating-Point Registers Mapping”.

---

### Table 3.24 MSAUnmap Register Field Descriptions

<table>
<thead>
<tr>
<th>Name</th>
<th>Bits</th>
<th>Description</th>
<th>Read/Write</th>
<th>Reset State</th>
<th>Compliance</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>31:5</td>
<td>Reserved for future use; reads as zero and must be written as zero.</td>
<td>R0</td>
<td>0</td>
<td>Reserved</td>
</tr>
<tr>
<td>n</td>
<td>4:0</td>
<td>Vector register index.</td>
<td>R/W</td>
<td>0</td>
<td>Required</td>
</tr>
</tbody>
</table>
3.5 Exceptions

Table 3.5 MSA Exception Code (ExcCode) Values

<table>
<thead>
<tr>
<th>Exception Code Value</th>
<th>Hexadecimal</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>10</td>
<td>0x0a</td>
<td>RI</td>
<td>Reserved Instruction exception</td>
</tr>
<tr>
<td>11</td>
<td>0x0b</td>
<td>CpU</td>
<td>Coprocessor Unusable exception</td>
</tr>
<tr>
<td>14</td>
<td>0x0e</td>
<td>MSAFPE</td>
<td>MSA Floating Point exception</td>
</tr>
<tr>
<td>21</td>
<td>0x15</td>
<td>MSADis</td>
<td>MSA Disabled exception</td>
</tr>
</tbody>
</table>

3.5.1 Handling the MSA Disabled Exception

The exact reason for taking a MSA Disabled Exception can be determined by checking the Config5MSAEEn bit. No MSA instruction can be executed if this bit is not set. By setting Config5MSAEEn, the OS knows the current software context uses MSA resources and therefore it will save/restore MSA registers on context switch.

If the vector registers partitioning is implemented (i.e. MSAIRWRP is set), the MSA Disabled Exception could be signaled even if Config5MSAEEn bit is set. In this instance, the exception is caused by some vector registers not being ready (either not available or in need to be saved/restored) for the current software context. The OS can map or save/restore these vector registers by examining MSARequest, MSAAccess, and MSASave.

See Appendix A, “Vector Registers Partitioning” for an example of handling the MSA Disabled Exception when vector registers partitioning is implemented.

3.5.2 Handling the MSA Floating Point Exception

In normal operation mode, floating point exceptions are signaled if at least one vector element causes an exception enabled by the MSACSR Enable bitfield. There is no precise indication in this case on which elements are at fault and the corresponding exception causes. The exception handling routine should set the MSACSR non-trapping exception mode bit NX and re-execute the MSA floating point instruction. All elements which would normally signal an exception according to the MSACSR Enable bitfield are set to signaling NaN values, where the least significant 6 bits have the same format as the MSACSR Cause field (see Figure 3-25, Table 3.3) to record the specific exception or exceptions detected for that element. The other elements will be set to the calculated results based on their operands.

Figure 3-25 Output Format for Faulting Elements when NX is set

<table>
<thead>
<tr>
<th>...</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>3</th>
<th>2</th>
<th>1</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Signaling NaN Bits</td>
<td>Cause</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>E</td>
<td>V</td>
<td>Z</td>
<td>O</td>
<td>U</td>
<td>I</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12 50
3.5 Exceptions

When the non-trapping exception mode bit NX is set, no floating point exception will be taken, not even the always enabled Unimplemented Operation Exception. Note that by setting the NX bit, the MSACSR Enable bit field is not changed and is still used to generate the appropriate default results. Regardless of the NX value, if a floating point exception is not enabled, i.e. the corresponding MSACSR Enable bit is 0, the floating point result is a default value as shown in Table 3.6.

The pseudocode in Figure 3.26 shows the process of updating the MSACSR Cause bits and setting the destination’s value. This process is invoked element-by-element for all elements the instruction operates on. It is assumed MSACSR Cause bits are all cleared before executing the instruction. The MSACSR Flags bits are updated after all the elements have been processed and MSACSR Cause contains no enabled exceptions. If there are enabled exceptions in MSACSR Cause, a MSA floating-point exception will be signaled and the MSACSR Flags are not updated. The pseudocode in Figure 3.27 describes the MSACSR Flags update and exception signaling condition.

For instructions with non floating-point results, the pseudocode in Figure 3.26 and Figure 3.27 apply unchanged and both the format in Figure 3-25 and the default values from Table 3.6 are preserved for enabled exceptions when NX bit is set. For disabled exceptions, the default values are explicitly documented case-by-case in the instruction’s description section.

Table 3.6 Default Values for Floating Point Exceptions

<table>
<thead>
<tr>
<th>Exception</th>
<th>Rounding Mode</th>
<th>Default Value, Disabled Exception</th>
<th>Default Value, Enabled Exception, and NX set</th>
</tr>
</thead>
<tbody>
<tr>
<td>Invalid Operation</td>
<td></td>
<td>The default value is either the default quiet NaN (see Table 3.7), or one of the signaling NaN operands propagated as a quiet NaN.</td>
<td>The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause V bit set.</td>
</tr>
<tr>
<td>Divide by Zero</td>
<td></td>
<td>The default value is the properly signed infinity.</td>
<td>The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause Z bit set.</td>
</tr>
<tr>
<td>Underflow</td>
<td></td>
<td>The default value is the rounded result based on the rounding mode.</td>
<td>The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause U bit set.</td>
</tr>
<tr>
<td>Inexact</td>
<td></td>
<td>The default value is the rounded result based on the rounding mode. If caused by an overflow without the overflow exception enabled, the default value is the overflowed result.</td>
<td>The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause I bit set.</td>
</tr>
<tr>
<td>Overflow</td>
<td>Round to nearest</td>
<td>An infinity with the sign of the overflow value.</td>
<td>The default signaling NaN (see Table 3.7) of the format shown in Figure 3-25 with Cause O bit set.</td>
</tr>
<tr>
<td></td>
<td>Round toward zero</td>
<td>The format’s largest finite number with the sign of the overflow value.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Round towards positive</td>
<td>For positive overflow values, positive infinity. For negative overflow values, the format’s smallest negative finite number.</td>
<td></td>
</tr>
<tr>
<td></td>
<td>Round towards negative</td>
<td>For positive overflow values, the format’s largest finite number. For negative overflow values, minus infinity.</td>
<td></td>
</tr>
</tbody>
</table>
3.5 Exceptions

Table 3.7 Default NaN Encodings

<table>
<thead>
<tr>
<th>Format</th>
<th>Quiet NaN</th>
<th>Signaling NaN</th>
</tr>
</thead>
<tbody>
<tr>
<td>16-bit</td>
<td>0x7E00</td>
<td>0x7CNN1</td>
</tr>
<tr>
<td>32-bit</td>
<td>0x7FC0 0000</td>
<td>0x7F80 00NN</td>
</tr>
<tr>
<td>64-bit</td>
<td>0x7FF8 0000 0000</td>
<td>0x7FF0 0000 0000 00NN</td>
</tr>
</tbody>
</table>

1. All signaling NaN values have the format shown in Figure 3.25. Byte 0xNN has at least one bit set showing the reason for generating the signaling NaN value.

Figure 3.26 MSACSR_Cause Update Pseudocode

Input
- c: current element exception(s) E, V, Z, O, U, I bitfield
  (bit E is 0x20, O is 0x04, U is 0x02, and I is 0x01)
- d: default value to be used in case of a disabled exception
- e: signaling NaN value to be used in case of NX set, i.e. a non-trapping exception
- r: result value if the operation completed without an exception

Output
- v: value to be written to destination element
  Updated MSACSR_Cause

enable ← MSACSR_Enable | E /* Unimplemented (E) is always enabled */

/* Set Inexact (I) when Overflow (O) is not enabled (see Table 3.3) */
if (c & O) ≠ 0 and (enable & O) = 0 then
  c ← c | I
endif

/* Clear Exact Underflow when Underflow (U) is not enabled (see Table 3.3) */
if (c & U) ≠ 0 and (enable & U) = 0 and (c & I) = 0 then
  c ← c ^ U
endif

cause ← c & enable

if cause = 0 then
  /* No enabled exceptions, update the MSACSR Cause with all current exceptions */
  MSACSR_Cause ← MSACSR_Cause | c

  if c = 0 then
    /* Operation completed successfully, destination gets the result */
    v ← r
  else /* Current exceptions are not enabled, destination gets the default value for disabled exceptions case */
    v ← d
  endif
endif
3.5 Exceptions

Figure 3.27 MSACSR Flags Update and Exception Signaling Pseudocode

if (MSACSRCause & (MSACSREnable | E)) = 0 then /* Unimplemented (bit E 0x20) is always enabled */
  /* No enabled exceptions, update the MSACSR Flags with all exceptions */
  MSACSRFlags ← MSACSRFlags | MSACSRCause
else
  /* Trap on the exceptions recorded in MSACSR Cause, MSACSR Flags are not updated */
  SignalException(MSAPSE, MSACSRCause)
endif

3.5.3 NaN Propagation

MSA propagates NaN operands as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

If the destination format is floating-point, all NaN propagating operations with one NaN operand produce a NaN with the payload of the input NaN. When two or three operands are NaN, the payload of the resulting NaN is identical to the payload of one of the input NaNs selected from left to right as described by the instruction format.

The above NaN propagation rules apply to select the signaling NaN operand used in generating the default quiet NaN value when the Invalid Operation exception is disabled (see Table 3.6).

Note that signaling NaN operands always signal the Invalid Operation exception and as such, they take precedence over all quiet NaN operands.

If the destination format is not floating-point (e.g. conversions to integer/fixed-point or compares) or the NaN operands are not propagated (e.g. min or max operations), the expected result is documented in the instruction’s description section.

Quiet NaN values are generated from input signaling NaN values by:

- Copying the signaling NaN sign value to the quiet NaN sign
- Copying the most significant bits of the signaling NaN mantissa to the most significant bits of the quiet NaN mantissa. In cases where the source signaling NaN and destination quiet NaN have the same width, all mantissa
3.6 Instruction Syntax

bits are copied. In cases where the destination is wider than the source, the least significant bits of the destination mantissa are set to zero. In cases where the destination is narrower than the source, the least significant bits of the input mantissa are ignored.

• Setting the quiet NaN’s exponent field to the maximum value and the most significant mantissa bit to 1.

3.5.4 Flush to Zero and Exception Signaling

Some MSA floating point instructions might not handle subnormal input operands or compute tiny non-zero results. Such instructions may signal the Unimplemented Operation Exception and let the software emulation finalize the operation. If software emulation is not needed or desired, MSACSR FS bit could be set to replace every tiny non-zero result and subnormal input operand with zero of the same sign.

The MSACSR FS bit changes the behavior of the Unimplemented Operation Exception. All the other floating point exceptions are signaled according to the new values of the operands or the results. In addition, when MSACSR FS bit is set:

• Tiny non-zero results are detected before rounding\(^1\). Flushing of tiny non-zero results causes Inexact and Underflow Exceptions to be signaled for all instructions except the approximate reciprocals.

• Flushing of subnormal input operands in all instructions except comparisons causes Inexact Exception to be signaled.

• For floating-point comparisons, the Inexact Exception is not signaled when subnormal input operands are flushed.

• 16-bit floating-point values and inputs to non arithmetic floating-point instructions are never flushed.

Should the alternate exception handling attributes of the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008, Section 8 be desired, the MSACSR FS bit should be zero, the Underflow Exception be enabled and a trap handler be provided to carry out the execution of the alternate exception handling attributes.

3.6 Instruction Syntax

The MSA assembly language coding uses the following syntax elements:

• \textit{func}: function/instruction name, e.g. ADDS\(_S\) or adds\(_s\) for signed saturated add

• \textit{df}: destination data format, which could be a byte, halfword, word, doubleword, or the vector itself

• \textit{wd}, \textit{ws}, and \textit{wt}: destination, source, and target vector registers, e.g. \$w0, …, \$w31

• \textit{rd}, \textit{rs}: general purpose registers (GPRs), e.g. \$0, …, \$31

• \textit{ws}/\textit{n}: vector register element of index \(n\), where \(n\) is a valid index value for elements of data format \textit{df}

• \textit{m}: immediate value valid as a bit index for the data format \textit{df}

\(^1\) Tiny non-zero results that would have been normal after rounding are flushed to zero.
• \(uN, sN\): \(N\)-bit unsigned or signed value, e.g. \(s10, u5\)

• \(iN\): \(N\)-bit value where the sign is not relevant, e.g. \(i8\)

MSA instructions have two or three register, immediate, or element operands. One of the destination data format abbreviations shown in Table 3.8 is appended to the instruction name.\(^2\) Note that the data format abbreviation is the same regardless of the instruction’s assumed data type. For example all integer, fixed-point, and floating-point instructions operating on 32-bit elements use the same word (".W" in Table 3.8) data format.

### Table 3.8 Data Format Abbreviations

<table>
<thead>
<tr>
<th>Data Format</th>
<th>Abbreviation</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte, 8-bit</td>
<td>.B</td>
</tr>
<tr>
<td>Halfword 16-bit</td>
<td>.H</td>
</tr>
<tr>
<td>Word, 32-bit</td>
<td>.W</td>
</tr>
<tr>
<td>Doubleword, 64-bit</td>
<td>.D</td>
</tr>
<tr>
<td>Vector</td>
<td>.V</td>
</tr>
</tbody>
</table>

#### 3.6.1 Vector Element Selection

MSA instructions of the form `func.df wd,ws[n]` and `func.df rd,ws[n]` select the \(n\)th element in the vector register \(ws\) based on the data format \(df\). The valid element index values for various data formats and vector register sizes are shown in Table 3.9. The vector element is being used as a fixed operand across all destination vector elements.

### Table 3.9 Valid Element Index Values

<table>
<thead>
<tr>
<th>Data Format</th>
<th>Element Index</th>
</tr>
</thead>
<tbody>
<tr>
<td>Byte</td>
<td>(n = 0, \ldots, 15)</td>
</tr>
<tr>
<td>Halfword</td>
<td>(n = 0, \ldots, 7)</td>
</tr>
<tr>
<td>Word</td>
<td>(n = 0, \ldots, 3)</td>
</tr>
<tr>
<td>Doubleword</td>
<td>(n = 0, 1)</td>
</tr>
</tbody>
</table>

#### 3.6.2 Load/Store Offsets

The vector load and store instructions take a 10-bit signed offset \(s10\) in data format \(df\) units. By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format.

\(^2\) Instructions names and data format abbreviations are case insensitive.
For example, the offset indicated by the load word vector instruction

```
ld.w $w5,12($1)
```

is not 12 words, but rather 12 bytes. The assembler divides the byte offset (i.e. 12) by the size of the word data format (i.e. 4), and generates the LD.W machine instruction by setting $s10 bitfield to the word offset value (i.e. $3 = 12 / 4).

### 3.6.3 Instruction Examples

Let us assume vector registers $w1 and $w2 are initialized to the word values shown in Figure 3-28, Figure 3-29 and GPR $2 is initialized as shown in Figure 3-30.

![Figure 3-28 Source Vector $w1 Values](image1)

![Figure 3-29 Source Vector $w2 Values](image2)

![Figure 3-30 Source GPR $2 Value](image3)

Regular MSA instructions operate element-by-element with identical source, target, and destination data types. Figure 3-31 through Figure 3-34 have the resulting values of destination vectors $w4, $w5, $w6, and $w7 after executing the following sequence of word additions and move instructions:

```
addv.w $w5,$w1,$w2
fill.w $w6,$2
addv.i.w $w7,$w1,17
splati.w $w8,$w2[2]
```

![Figure 3-31 Destination Vector $w5 Value for ADDV.W Instruction](image4)
Other MSA instructions operate on adjacent odd/even source elements generating results on data formats twice as wide. See Figure 3-35 for the destination layout of such an instruction, i.e. the signed doubleword dot product:

\[
\text{dotp_s.d } \$w9,\$w1,\$w2
\]

Note that the actual instruction, e.g. DOTP_S.D, specifies the data format of the destination. The data format of the source operands is inferred as being also signed and half the width, i.e. word in this case.

### 3.7 Instruction Encoding

#### 3.7.1 Data Format and Index Encoding

Most of the MSA instructions operate on byte, halfword, word or doubleword data formats (see Section 3.3 “MSA Vector Registers”). Internally, the data format \(df\) is coded by a 2-bit field as shown in Table 3.10. For instructions operating only on two data formats, the internal coding is shown in Table 3.11 and Table 3.12.
3.7 Instruction Encoding

MSA instructions using a specific vector element code both data format and element index in a 6-bit field \( df/n \) as shown in Table 3.13. All invalid index values or data formats will generate a Reserved Instruction Exception. For example, a vector register has 16 byte elements while the byte data format can code up to 32 byte elements. Selecting any vector byte element other than 0, 1, \ldots, 15 generates a Reserved Instruction Exception.

The combinations marked Vector (".V" in Table 3.8) are used for coding certain instructions with data formats other than byte, halfword, word, or doubleword.

If an instruction specifies a bit position, the data format and bit index \( df/m \) are coded as shown in Table 3.14.

### Table 3.10 Two-bit Data Format Field Encoding

<table>
<thead>
<tr>
<th>( df )</th>
<th>Bit 0</th>
<th>Bit 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Byte</td>
<td>Halfword</td>
</tr>
<tr>
<td>1</td>
<td>Word</td>
<td>Doubleword</td>
</tr>
</tbody>
</table>

### Table 3.11 Halfword/Word Data Format Field Encoding

<table>
<thead>
<tr>
<th>( df )</th>
<th>Bit 0</th>
<th>Bit 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Halfword</td>
<td>Word</td>
</tr>
</tbody>
</table>

### Table 3.12 Word/Doubleword Data Format Field Encoding

<table>
<thead>
<tr>
<th>( df )</th>
<th>Bit 0</th>
<th>Bit 1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Word</td>
<td>Doubleword</td>
</tr>
</tbody>
</table>

### Table 3.13 Data Format and Element Index Field Encoding

<table>
<thead>
<tr>
<th>( df/n )</th>
<th>Bits 5…0</th>
</tr>
</thead>
<tbody>
<tr>
<td>00nnnn</td>
<td>100nnn</td>
</tr>
<tr>
<td>Byte</td>
<td>Halfword</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>( df/n )</th>
<th>Bits 5…0</th>
</tr>
</thead>
<tbody>
<tr>
<td>01nnnn</td>
<td>101nnn</td>
</tr>
<tr>
<td>Reserved</td>
<td></td>
</tr>
</tbody>
</table>

1. Bits marked as \( n \) give the element index value.

### Table 3.14 Data Format and Bit Index Field Encoding

<table>
<thead>
<tr>
<th>( df/m )</th>
<th>Bits 6…0</th>
</tr>
</thead>
<tbody>
<tr>
<td>0mmmmmm</td>
<td>10mmmmmm</td>
</tr>
<tr>
<td>Doubleword</td>
<td>Word</td>
</tr>
</tbody>
</table>

1. Bits marked as \( m \) give the bit index value.
3.7.2 Instruction Formats

All MSA instructions except branches use 40 minor opcodes in the MSA major opcode 30 (see Table 3.16). MSA branch instructions use 10 \( rs \) field encodings in the COP1 opcode 17 (see Table 3.17).

Each allocated minor opcode is associated specific instruction formats as follows:

- **I8 (Figure 3-36)**: instructions with an 8-bit immediate value and either implicit data format or data format df (Table 3.8) coded in bits 25…24
- **I5 (Figure 3-37)**: instructions with a 5-bit immediate value, where the data format df (Table 3.8) is coded in bits 22…21 and the operation in bits 25…23
- **BIT (Figure 3-38)**: instructions with an immediate bit index and data format df/m (Table 3.14) coded in bits 22…16, where the operation is coded in bits 25…23
- **I10 (Figure 3-39)**: instructions with a 10-bit immediate, where the data format df (Table 3.8) is coded in bits 22…21 and the operation in bits 25…23
- **3R (Figure 3-40)**: 3-register operations coded in bits 25…23 with data format df (Table 3.8) is coded in bits 22…21
- **ELM (Figure 3-41)**: instructions with an immediate element index and data format df/n (Table 3.13) coded in bits 21…16, where the operation is coded in bits 25…22
- **3RF (Figure 3-42)**: 3-register floating-point or fixed-point operations coded in bits 25…22 with data format df (Table 3.11, Table 3.12) coded in bit 21
- **VEC (Figure 3-43)**: 3-register instructions with implicit data formats depending on the operations coded in bits 25…21
- **MI10 (Figure 3-44)**: 2-register instructions with a 10-bit immediate value, where the data format is either implicit or explicitly coded as df (Table 3.8) in bits 1…0, and the operation is coded in bit 25 and the minor opcode bits 5…2
- **2R (Figure 3-45)**: 2-register operations coded in bits 25…18 with data format df (Table 3.11) is coded in bits 17…16
- **2RF (Figure 3-46)**: 2-register floating-point operations coded in bits 25…17 with data format df (Table 3.11) coded in bit 16
- **Branch (Figure 3-47)**: instructions with a 16-bit immediate, where the data format is either implicit or explicitly coded as df (Table 3.8) in bits 22…21, and the operation is coded in bits 25…23
### 3.7 Instruction Encoding

#### Figure 3-36 I8 Instruction Format

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>df</th>
<th>i8</th>
<th>ws</th>
<th>wd</th>
<th>minor opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MSA</td>
<td>011110</td>
<td>df</td>
<td>i8</td>
<td>ws</td>
</tr>
<tr>
<td>6</td>
<td>2</td>
<td>8</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>

#### Figure 3-37 I5 Instruction Format

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>df/m</th>
<th>i5</th>
<th>ws</th>
<th>wd</th>
<th>minor opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MSA</td>
<td>011110</td>
<td>df/m</td>
<td>i5</td>
<td>ws</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>2</td>
<td>7</td>
<td>5</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>

#### Figure 3-38 BIT Instruction Format

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>df/m</th>
<th>i5</th>
<th>ws</th>
<th>wd</th>
<th>minor opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MSA</td>
<td>011110</td>
<td>df/m</td>
<td>ws</td>
<td>wd</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>7</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>

#### Figure 3-39 I10 Instruction Format

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>df</th>
<th>i10</th>
<th>wd</th>
<th>minor opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MSA</td>
<td>011110</td>
<td>df</td>
<td>i10</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>2</td>
<td>10</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>

#### Figure 3-40 3R Instruction Format

<table>
<thead>
<tr>
<th></th>
<th></th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>minor opcode</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>30</td>
<td>29</td>
<td>28</td>
<td>27</td>
<td>26</td>
<td>25</td>
</tr>
<tr>
<td></td>
<td></td>
<td>MSA</td>
<td>011110</td>
<td>df</td>
<td>wt</td>
<td>ws</td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>
### 3.7 Instruction Encoding

**Figure 3-41 ELM Instruction Format**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| MSA | operation | df/n | ws | wd | minor opcode |
| 6 | 4 | 6 | 5 | 5 | 6 |

**Figure 3-42 3RF Instruction Format**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| MSA | operation | df | wt | ws | wd | minor opcode |
| 6 | 4 | 1 | 5 | 5 | 5 | 6 |

**Figure 3-43 VEC Instruction Format**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| MSA | operation | wt | ws | wd | minor opcode |
| 6 | 5 | 5 | 5 | 5 | 6 |

**Figure 3-44 MI10 Instruction Format**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| MSA | s10 | rs | wd | minor opcode | df |
| 6 | 10 | 5 | 5 | 3 | 2 |

**Figure 3-45 2R Instruction Format**

| 31 | 30 | 29 | 28 | 27 | 26 | 25 | 24 | 23 | 22 | 21 | 20 | 19 | 18 | 17 | 16 | 15 | 14 | 13 | 12 | 11 | 10 | 9 | 8 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|----|
| MSA | operation | df | ws | wd | minor opcode |
| 6 | 8 | 2 | 5 | 5 | 6 |
3.7 Instruction Encoding

3.7.3 Instruction Bit Encoding

This chapter describes the bit encoding tables used for the MSA. Table 3.15 describes the meaning of the symbols used in the tables. These tables only list the instruction encoding for the MSA instructions. See Volumes I and II of this multi-volume set for a full encoding of all instructions.

Figure 3.48 shows a sample encoding table and the instruction opcode field this table encodes. Bits 31…29 of the opcode field are listed in the left-most columns of the table. Bits 28…26 of the opcode field are listed along the top-most rows of the table. Both decimal and binary values are given, with the first three bits designating the row, and the last three bits designating the column.

An instruction’s encoding is found at the intersection of a row (bits 31…29) and column (bits 28…26) value. For instance, the opcode value for the instruction labelled EX1 is 33 (decimal, row and column), or 011011 (binary). Similarly, the opcode value for EX2 is 64 (decimal), or 110100 (binary).
### 3.7 Instruction Encoding

#### Figure 3.48 Sample Bit Encoding Table

<table>
<thead>
<tr>
<th>opcode</th>
<th>rs</th>
<th>rt</th>
<th>immediate</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>26</td>
<td>21</td>
<td>20</td>
</tr>
<tr>
<td></td>
<td>16</td>
<td>15</td>
<td></td>
</tr>
<tr>
<td></td>
<td>0</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Binary encoding of opcode (31...29)**

<table>
<thead>
<tr>
<th>bits 31...29</th>
<th>000</th>
<th>001</th>
<th>010</th>
<th>011</th>
<th>100</th>
<th>101</th>
<th>110</th>
<th>111</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>001</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>010</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>011</td>
<td>EX1</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>100</td>
<td>100</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>101</td>
<td>101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>110</td>
<td>110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>111</td>
<td>111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Decimal encoding of opcode (31...29)**

**Table 3.15 Symbols Used in the Instruction Encoding Tables**

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>*</td>
<td>Operation or field codes marked with this symbol are reserved for future use. Executing such an instruction must cause a Reserved Instruction Exception.</td>
</tr>
<tr>
<td>δ</td>
<td>(Also <em>italic</em> field name.) Operation or field codes marked with this symbol denotes a field class. The instruction word must be further decoded by examining additional tables that show values for another instruction field.</td>
</tr>
<tr>
<td>β</td>
<td>Operation or field codes marked with this symbol represent a valid encoding for a higher-order MIPS ISA level. Executing such an instruction must cause a Reserved Instruction Exception.</td>
</tr>
<tr>
<td>⊥</td>
<td>Operation or field codes marked with this symbol represent instructions which are not legal if the processor is configured to be backward compatible with MIPS32 processors. If the processor is executing in Kernel Mode, Debug Mode, or 64-bit instructions are enabled, execution proceeds normally. In other cases, executing such an instruction must cause a Reserved Instruction Exception (non-coprocessor encoding or coprocessor instruction encoding for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encoding for a coprocessor to which access is not allowed).</td>
</tr>
</tbody>
</table>
### Table 3.15 Symbols Used in the Instruction Encoding Tables

<table>
<thead>
<tr>
<th>Symbol</th>
<th>Meaning</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>Operation or field codes marked with this symbol are available to licensed MIPS partners. To avoid multiple conflicting instruction definitions, MIPS Technologies will assist the partner in selecting appropriate encoding if requested by the partner. The partner is not required to consult with MIPS Technologies when one of these encoding is used. If no instruction is encoded with this value, executing such an instruction must cause a Reserved Instruction Exception (SPECIAL2 encoding or coprocessor instruction encoding for a coprocessor to which access is allowed) or a Coprocessor Unusable Exception (coprocessor instruction encoding for a coprocessor to which access is not allowed).</td>
</tr>
<tr>
<td>σ</td>
<td>Field codes marked with this symbol represent an EJTAG support instruction and implementation of this encoding is optional for each implementation. If the encoding is not implemented, executing such an instruction must cause a Reserved Instruction Exception. If the encoding is implemented, it must match the instruction encoding as shown in the table.</td>
</tr>
<tr>
<td>ε</td>
<td>Operation or field codes marked with this symbol are reserved for MIPS Application Specific Extensions. If the ASE is not implemented, executing such an instruction must cause a Reserved Instruction Exception.</td>
</tr>
<tr>
<td>φ</td>
<td>Operation or field codes marked with this symbol are obsolete and will be removed from a future revision of the MIPS64 ISA. Software should avoid using these operation or field codes.</td>
</tr>
<tr>
<td>⊕</td>
<td>Operation or field codes marked with this symbol are valid for Release 2 implementations of the architecture. Executing such an instruction in a Release 1 implementation must cause a Reserved Instruction Exception.</td>
</tr>
</tbody>
</table>

### Table 3.16 MIPS64 Encoding of the Opcode Field

<table>
<thead>
<tr>
<th>bits 31...29</th>
<th>bits 28...26</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>001</td>
</tr>
<tr>
<td>2</td>
<td>010</td>
</tr>
<tr>
<td>3</td>
<td>011</td>
</tr>
<tr>
<td>4</td>
<td>100</td>
</tr>
<tr>
<td>5</td>
<td>101</td>
</tr>
<tr>
<td>6</td>
<td>110</td>
</tr>
<tr>
<td>7</td>
<td>111</td>
</tr>
</tbody>
</table>

### Table 3.17 MIPS64 COP1 Encoding of rs Field for MSA Branch Instructions

<table>
<thead>
<tr>
<th>bits 25...24</th>
<th>bits 23...21</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>001</td>
</tr>
<tr>
<td>2</td>
<td>010</td>
</tr>
<tr>
<td>3</td>
<td>011</td>
</tr>
<tr>
<td>4</td>
<td>100</td>
</tr>
<tr>
<td>5</td>
<td>101</td>
</tr>
<tr>
<td>6</td>
<td>110</td>
</tr>
<tr>
<td>7</td>
<td>111</td>
</tr>
</tbody>
</table>

### Table 3.18 MIPS64 MSA Encoding of the Instruction Field

<table>
<thead>
<tr>
<th>Instruction Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 3.19 MIPS64 MSA Encoding of the Instruction Field

<table>
<thead>
<tr>
<th>Instruction Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 3.20 MIPS64 MSA Encoding of the Instruction Field

<table>
<thead>
<tr>
<th>Instruction Field</th>
<th>Value</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 3.18 Encoding of MIPS MSA Minor Opcode Field

<table>
<thead>
<tr>
<th>minor</th>
<th>Bits 2…0</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>0</td>
</tr>
<tr>
<td>Bits 5…3</td>
<td>000</td>
</tr>
<tr>
<td>0</td>
<td>I8</td>
</tr>
<tr>
<td>1</td>
<td>*</td>
</tr>
<tr>
<td>2</td>
<td>010</td>
</tr>
<tr>
<td>3</td>
<td>011</td>
</tr>
<tr>
<td>4</td>
<td>100</td>
</tr>
<tr>
<td>5</td>
<td>101</td>
</tr>
<tr>
<td>6</td>
<td>110</td>
</tr>
<tr>
<td>7</td>
<td>111</td>
</tr>
</tbody>
</table>

1. The opcodes marked ‘*’ are MSA reserved opcodes and will generate the MSA Disabled exception or the Reserved Instruction exception as specified in Section 3.5 “Exceptions”.
2. Includes I10

### Table 3.19 Encoding of Operation Field for MI10 Instruction Formats

<table>
<thead>
<tr>
<th>operation</th>
<th>data format^1</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 5…2</td>
<td></td>
</tr>
<tr>
<td>Bits 1…0</td>
<td></td>
</tr>
<tr>
<td>8 1000</td>
<td>LD</td>
</tr>
<tr>
<td>00 .B</td>
<td></td>
</tr>
<tr>
<td>01 .H</td>
<td></td>
</tr>
<tr>
<td>10 .W</td>
<td></td>
</tr>
<tr>
<td>11 .D</td>
<td></td>
</tr>
<tr>
<td>9 1001</td>
<td>ST</td>
</tr>
<tr>
<td>00 .B</td>
<td></td>
</tr>
<tr>
<td>01 .H</td>
<td></td>
</tr>
<tr>
<td>10 .W</td>
<td></td>
</tr>
<tr>
<td>11 .D</td>
<td></td>
</tr>
</tbody>
</table>

1. See Table 3.8.
### Table 3.20 Encoding of Operation Field for I5 Instruction Format

<table>
<thead>
<tr>
<th>operation</th>
<th>Bits 5...0</th>
<th>data format¹</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>6</td>
<td>7</td>
</tr>
<tr>
<td>Bits 25…23</td>
<td>000110 000111</td>
<td>Bits 22…21</td>
</tr>
<tr>
<td>0 000</td>
<td>ADDVI</td>
<td>CEqi</td>
</tr>
<tr>
<td>1 001</td>
<td>SUBVI</td>
<td>*</td>
</tr>
<tr>
<td>2 010</td>
<td>MAXI_S</td>
<td>CLTI_S</td>
</tr>
<tr>
<td>3 011</td>
<td>MAXI_U</td>
<td>CLTI_U</td>
</tr>
<tr>
<td>4 100</td>
<td>MINI_S</td>
<td>CLEI_S</td>
</tr>
<tr>
<td>5 101</td>
<td>MINI_U</td>
<td>CLEI_U</td>
</tr>
<tr>
<td>6 110</td>
<td>*</td>
<td>LD[2]</td>
</tr>
<tr>
<td>7 111</td>
<td>*</td>
<td>*</td>
</tr>
</tbody>
</table>

1. See Table 3.8.
2. I10 instruction format.
### Table 3.21 Encoding of Operation Field for I8 Instruction Format

<table>
<thead>
<tr>
<th>operation</th>
<th>Bits 5...0</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>0</td>
</tr>
<tr>
<td>000010</td>
<td>1</td>
</tr>
<tr>
<td>000100</td>
<td>2</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 25...24</th>
<th>0</th>
<th>1</th>
<th>2</th>
</tr>
</thead>
<tbody>
<tr>
<td>000000</td>
<td>ANDL.B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>000010</td>
<td>BMNZL.B</td>
<td></td>
<td></td>
</tr>
<tr>
<td>000100</td>
<td>SHFL.B</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 3.22 Encoding of Operation Field for VEC/2R/2RF Instruction Formats

<table>
<thead>
<tr>
<th>operation</th>
<th>Bits 22...21</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>AND.V</td>
</tr>
<tr>
<td>001</td>
<td>OR.V</td>
</tr>
<tr>
<td>010</td>
<td>NOR.V</td>
</tr>
<tr>
<td>011</td>
<td>XOR.V</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 25...23</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>BMNZ.V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>BMZ.V</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>BSEL.V</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>4</th>
<th>5</th>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 01</td>
<td>011</td>
<td>100</td>
<td>101</td>
</tr>
<tr>
<td>0 00</td>
<td>001</td>
<td>001</td>
<td>001</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>6</th>
<th>7</th>
</tr>
</thead>
<tbody>
<tr>
<td>100</td>
<td>111</td>
</tr>
</tbody>
</table>

### Table 3.23 Encoding of Operation Field for 2R Instruction Formats

<table>
<thead>
<tr>
<th>operation</th>
<th>data format1</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>FILL</td>
</tr>
<tr>
<td>001</td>
<td>PCNT</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 20...18</th>
<th>0</th>
<th>1</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>000</td>
<td>000</td>
</tr>
<tr>
<td>1</td>
<td>001</td>
<td>001</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Bits 17...16</th>
<th>0</th>
<th>1</th>
<th>2</th>
<th>3</th>
</tr>
</thead>
<tbody>
<tr>
<td>000</td>
<td>.B</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>.H</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>10</td>
<td>.W</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>11</td>
<td>.D</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
### Table 3.23 Encoding of Operation Field for 2R Instruction Formats (Continued)

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>4...7</td>
<td>100...111</td>
<td>*</td>
<td>00 .B 01 .H 10 .W 11 .D</td>
</tr>
</tbody>
</table>

1. See Table 3.8.

### Table 3.24 Encoding of Operation Field for 2RF Instruction Formats

<table>
<thead>
<tr>
<th>operation</th>
<th>data format&lt;sup&gt;1&lt;/sup&gt;</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 20…17</td>
<td>Bit 16</td>
</tr>
<tr>
<td>0 0000 FCLASS</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>1 0001 FTRUNC_S</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>2 0010 FTRUNC_U</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>3 0011 FSQRT</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>4 0100 FRSQRT</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>5 0101 FRCP</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>6 0110 FRINT</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>7 0111 FLOG2</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>8 1000 FEXUPL</td>
<td>0 .W 1 .D</td>
</tr>
<tr>
<td>9 1001 FEXUPR</td>
<td>0 .W 1 .D</td>
</tr>
</tbody>
</table>
### Table 3.24 Encoding of Operation Field for 2RF Instruction Formats (Continued)

<table>
<thead>
<tr>
<th>Bits 25...23</th>
<th>Bits 5...0</th>
<th>data format¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 22...21</td>
<td>001101</td>
<td>011010</td>
</tr>
<tr>
<td>000</td>
<td>0</td>
<td>SLL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>SRA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>SRL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>0</td>
<td>BCLR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

### Table 3.25 Encoding of Operation Field for 3R Instruction Format

<table>
<thead>
<tr>
<th>Bits 25...23</th>
<th>Bits 5...0</th>
<th>data format¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>Bits 22...21</td>
<td>001101</td>
<td>011010</td>
</tr>
<tr>
<td>000</td>
<td>0</td>
<td>SLL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>001</td>
<td>0</td>
<td>SRA</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>010</td>
<td>0</td>
<td>SRL</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>011</td>
<td>0</td>
<td>BCLR</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. See Table 3.12.
### Table 3.25 Encoding of Operation Field for 3R Instruction Format (Continued)

<table>
<thead>
<tr>
<th>Bits 25…22</th>
<th>operation</th>
<th>data format¹</th>
</tr>
</thead>
<tbody>
<tr>
<td>0000</td>
<td>SLDI</td>
<td>00nnn .B</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100nnn .H</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1100nn .W</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11100n .D</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>11110n</td>
</tr>
<tr>
<td></td>
<td>CTCMSA</td>
<td>111110</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>111111</td>
</tr>
<tr>
<td>0001</td>
<td>SPLATI</td>
<td>00nnn .B</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100nnn .H</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1100nn .W</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11100n .D</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>11110n</td>
</tr>
<tr>
<td></td>
<td>CFCMSA</td>
<td>111110</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>111111</td>
</tr>
<tr>
<td>0010</td>
<td>COPY_S</td>
<td>00nnn .B</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100nnn .H</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1100nn .W</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11100n .D</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>11110n</td>
</tr>
<tr>
<td></td>
<td>MOVE.V</td>
<td>111110</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>111111</td>
</tr>
<tr>
<td>0011</td>
<td>COPY_U</td>
<td>00nnn .B</td>
</tr>
<tr>
<td></td>
<td></td>
<td>100nnn .H</td>
</tr>
<tr>
<td></td>
<td></td>
<td>1100nn .W</td>
</tr>
<tr>
<td></td>
<td></td>
<td>11100n .D</td>
</tr>
<tr>
<td></td>
<td>*</td>
<td>11110n</td>
</tr>
<tr>
<td></td>
<td></td>
<td>111110</td>
</tr>
<tr>
<td></td>
<td></td>
<td>111111</td>
</tr>
</tbody>
</table>

1. See Table 3.8.
### Table 3.26 Encoding of Operation Field for ELM Instruction Format (Continued)

<table>
<thead>
<tr>
<th>operation</th>
<th>Bits 5…0</th>
<th>data format</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 0000</td>
<td>FCAF</td>
<td>.W</td>
</tr>
<tr>
<td>0 0001</td>
<td>FCUN</td>
<td>.W</td>
</tr>
<tr>
<td>0 0010</td>
<td>FCEQ</td>
<td>.W</td>
</tr>
<tr>
<td>0 0100</td>
<td>FCLI</td>
<td>.W</td>
</tr>
<tr>
<td>0 0101</td>
<td>FCLT</td>
<td>.W</td>
</tr>
<tr>
<td>0 0110</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1000</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1001</td>
<td>FCLA</td>
<td>.W</td>
</tr>
<tr>
<td>0 1010</td>
<td>FCUL</td>
<td>.W</td>
</tr>
<tr>
<td>0 1011</td>
<td>FCLT</td>
<td>.W</td>
</tr>
<tr>
<td>0 1100</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1101</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1110</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1111</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1112</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1113</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1114</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1115</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1116</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1117</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1118</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 1119</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 111A</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 111B</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 111C</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 111D</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 111E</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>0 111F</td>
<td>FCLE</td>
<td>.W</td>
</tr>
<tr>
<td>1 0000</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 0001</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 0010</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 0100</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 0101</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 0110</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 1000</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 1001</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 1010</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 1011</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 1100</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 1101</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 1110</td>
<td>FSAF</td>
<td>.W</td>
</tr>
<tr>
<td>1 1111</td>
<td>FSAF</td>
<td>.W</td>
</tr>
</tbody>
</table>

1. See Table 3.13.
### Table 3.27 Encoding of Operation Field for 3RF Instruction Format (Continued)

<table>
<thead>
<tr>
<th>operation</th>
<th>Bits 5…6</th>
<th>data format</th>
</tr>
</thead>
<tbody>
<tr>
<td>9 FSUN</td>
<td>.W</td>
<td>FSOR</td>
</tr>
<tr>
<td>10 FSNE</td>
<td>.W</td>
<td>FSUNE</td>
</tr>
<tr>
<td>11 FSNE</td>
<td>.W</td>
<td></td>
</tr>
<tr>
<td>12 FSLE</td>
<td>.W</td>
<td></td>
</tr>
<tr>
<td>13 FSLE</td>
<td>.W</td>
<td></td>
</tr>
<tr>
<td>14 FSLE</td>
<td>.W</td>
<td></td>
</tr>
<tr>
<td>15 FSLE</td>
<td>.W</td>
<td></td>
</tr>
</tbody>
</table>

1. See Table 3.11 and Table 3.12.

### Table 3.28 Encoding of Operation Field for BIT Instruction Format

<table>
<thead>
<tr>
<th>operation</th>
<th>Bits 5…6</th>
<th>data format</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 SLLI</td>
<td>SAT_S</td>
<td></td>
</tr>
<tr>
<td>1 SLLI</td>
<td>SAT_S</td>
<td></td>
</tr>
<tr>
<td>2 SLLI</td>
<td>SAT_S</td>
<td></td>
</tr>
<tr>
<td>3 SLLI</td>
<td>SAT_S</td>
<td></td>
</tr>
<tr>
<td>4 BSETI</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. See Table 3.11 and Table 3.12.
### Table 3.28 Encoding of Operation Field for BIT Instruction Format (Continued)

<p>| | | | | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>101</td>
<td>BNEGI</td>
<td>*</td>
<td>1110mm</td>
<td>.B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>110mmm</td>
<td>.H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>10mmm</td>
<td>.W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0mmmmm</td>
<td>.D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>110</td>
<td>BINSLI</td>
<td>*</td>
<td>1110mm</td>
<td>.B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>110mmm</td>
<td>.H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>10mmmm</td>
<td>.W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0mmmmm</td>
<td>.D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>7</td>
<td>111</td>
<td>BINSRI</td>
<td>*</td>
<td>1110mm</td>
<td>.B</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>110mmm</td>
<td>.H</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>10mmmm</td>
<td>.W</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td>0mmmmm</td>
<td>.D</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

1. See Table 3.14.
The MIPS64® SIMD Architecture Instruction Set

4.1 Instruction Set Descriptions

The MIPS64® SIMD Architecture (MSA) consists of integer, fixed-point, and floating-point instructions, all encoded in the MSA major opcode space.

Most MSA instructions operate vector element by vector element in a typical SIMD manner. Few instructions handle the operands as bit vectors because the elements don’t make sense, e.g. for the bitwise logical operations.

For certain instructions, the source operand could be an immediate value or a specific vector element selected by an immediate index. The immediate or vector element is being used as a fixed operand across all destination vector elements.

The next two sections list MSA instructions grouped by category and provide individual instruction descriptions arranged in alphabetical order. The constant WRLEN used in all instruction descriptions is set to 128, i.e. the MSA vector register width in bits.

4.1.1 Instruction Set Summary by Category

MSA instruction set implements the following categories of instructions: integer arithmetic (Table 4.1), bitwise (Table 4.2), floating-point arithmetic (Table 4.3) and non arithmetic (Table 4.4), floating-point compare (Table 4.5), floating-point conversions (Table 4.6), fixed-point (Table 4.7), branch and compare (Table 4.8), load/store and move (Table 4.9), and element permute (Table 4.10).

The left-shift add instructions LSA and DLSA (Table 4.11) are integral part of the MIPS base architecture. The corresponding documentation pages will be incorporated in the future releases of the base architecture specifications.

Table 4.1 MSA Integer Arithmetic Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDV, ADDVI</td>
<td>Add</td>
</tr>
<tr>
<td>ADD_A, ADDS_A</td>
<td>Add and Saturated Add Absolute Values</td>
</tr>
<tr>
<td>ADDS_S, ADDS_U</td>
<td>Signed and Unsigned Saturated Add</td>
</tr>
<tr>
<td>HADD_S, HADD_U</td>
<td>Signed and Unsigned Horizontal Add</td>
</tr>
<tr>
<td>ASUB_S, ASUB_U</td>
<td>Absolute Value of Signed and Unsigned Subtract</td>
</tr>
<tr>
<td>AVE_S, AVE_U</td>
<td>Signed and Unsigned Average</td>
</tr>
<tr>
<td>AVER_S, AVER_U</td>
<td>Signed and Unsigned Average with Rounding</td>
</tr>
</tbody>
</table>
Table 4.1 MSA Integer Arithmetic Instructions (Continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DOTP_S, DOTP_U</td>
<td>Signed and Unsigned Dot Product</td>
</tr>
<tr>
<td>DPADD_S, DPADD_U</td>
<td>Signed and Unsigned Dot Product Add</td>
</tr>
<tr>
<td>DPSUB_S, DPSUB_U</td>
<td>Signed and Unsigned Dot Product Subtract</td>
</tr>
<tr>
<td>DIV_S, DIV_U</td>
<td>Divide</td>
</tr>
<tr>
<td>MADDV</td>
<td>Multiply-Add</td>
</tr>
<tr>
<td>MAX_A, MIN_A</td>
<td>Maximum and Minimum of Absolute Values</td>
</tr>
<tr>
<td>MAX_S, MAXI_S, MAX_U, MAXI_U</td>
<td>Signed and Unsigned Maximum</td>
</tr>
<tr>
<td>MIN_S, MINI_S, MIN_U, MINI_U</td>
<td>Signed and Unsigned Maximum</td>
</tr>
<tr>
<td>MSUBV</td>
<td>Multiply-Subtract</td>
</tr>
<tr>
<td>MULV</td>
<td>Multiply</td>
</tr>
<tr>
<td>MOD_S, MOD_U</td>
<td>Signed and Unsigned Remainder (Modulo)</td>
</tr>
<tr>
<td>SAT_S, SAT_U</td>
<td>Signed and Unsigned Saturate</td>
</tr>
<tr>
<td>SUBS_S, SUBS_U</td>
<td>Signed and Unsigned Saturated Subtract</td>
</tr>
<tr>
<td>HSUB_S, HSUB_U</td>
<td>Signed and Unsigned Horizontal Subtract</td>
</tr>
<tr>
<td>SUBSUU_S</td>
<td>Signed Saturated Unsigned Subtract</td>
</tr>
<tr>
<td>SUBSUS_U</td>
<td>Unsigned Saturated Signed Subtract from Unsigned</td>
</tr>
<tr>
<td>SUBV, SUBVI</td>
<td>Subtract</td>
</tr>
</tbody>
</table>

Table 4.2 MSA Bitwise Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AND, ANDI</td>
<td>Logical And</td>
</tr>
<tr>
<td>BCLR, BCLRI</td>
<td>Bit Clear</td>
</tr>
<tr>
<td>BINSL, BINSLI, BINSR, BINSRI</td>
<td>Bit Insert Left and Right</td>
</tr>
<tr>
<td>BMNZ, BMNZI</td>
<td>Bit Move If Not Zero</td>
</tr>
<tr>
<td>BMZ, BMZI</td>
<td>Bit Move If Zero</td>
</tr>
<tr>
<td>BNEG, BNEGI</td>
<td>Bit Negate</td>
</tr>
<tr>
<td>BSEL, BSELI</td>
<td>Bit Select</td>
</tr>
<tr>
<td>BSET, BSETI</td>
<td>Bit Set</td>
</tr>
<tr>
<td>NLOC</td>
<td>Leading One Bits Count</td>
</tr>
</tbody>
</table>
### Table 4.2 MSA Bitwise Instructions (Continued)

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NLZC</td>
<td>Leading Zero Bits Count</td>
</tr>
<tr>
<td>NOR, NORI</td>
<td>Logical Negated Or</td>
</tr>
<tr>
<td>PCNT</td>
<td>Population (Bits Set to 1) Count</td>
</tr>
<tr>
<td>OR, ORI</td>
<td>Logical Or</td>
</tr>
<tr>
<td>SLL, SLLI</td>
<td>Shift Left</td>
</tr>
<tr>
<td>SRA, SRAI</td>
<td>Shift Right Arithmetic</td>
</tr>
<tr>
<td>SRAR, SRARI</td>
<td>Rounding Shift Right Arithmetic</td>
</tr>
<tr>
<td>SRL, SRLI</td>
<td>Shift Right Logical</td>
</tr>
<tr>
<td>SRLR, SRLRI</td>
<td>Rounding Shift Right Logical</td>
</tr>
<tr>
<td>XOR, XORI</td>
<td>Logical Exclusive Or</td>
</tr>
</tbody>
</table>

### Table 4.3 MSA Floating-Point Arithmetic Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD</td>
<td>Floating-Point Addition</td>
</tr>
<tr>
<td>FDIV</td>
<td>Floating-Point Division</td>
</tr>
<tr>
<td>FEXP2</td>
<td>Floating-Point Base 2 Exponentiation</td>
</tr>
<tr>
<td>FLOG2</td>
<td>Floating-Point Base 2 Logarithm</td>
</tr>
<tr>
<td>FMADD, FMSUB</td>
<td>Floating-Point Fused Multiply-Add and Multiply-Subtract</td>
</tr>
<tr>
<td>FMAX, FMIN</td>
<td>Floating-Point Maximum and Minimum</td>
</tr>
<tr>
<td>FMAX_A, FMIN_A</td>
<td>Floating-Point Maximum and Minimum of Absolute Values</td>
</tr>
<tr>
<td>FMUL</td>
<td>Floating-Point Multiplication</td>
</tr>
<tr>
<td>FRCP</td>
<td>Approximate Floating-Point Reciprocal</td>
</tr>
<tr>
<td>FPRINT</td>
<td>Floating-Point Round to Integer</td>
</tr>
<tr>
<td>FRSQRT</td>
<td>Approximate Floating-Point Reciprocal of Square Root</td>
</tr>
<tr>
<td>FSQRT</td>
<td>Floating-Point Square Root</td>
</tr>
<tr>
<td>FSUB</td>
<td>Floating-Point Subtraction</td>
</tr>
</tbody>
</table>
### Table 4.4 MSA Floating-Point Non Arithmetic Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCLASS</td>
<td>Floating-Point Class Mask</td>
</tr>
</tbody>
</table>

### Table 4.5 MSA Floating-Point Compare Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FCAF</td>
<td>Floating-Point Quiet Compare Always False</td>
</tr>
<tr>
<td>FCUN</td>
<td>Floating-Point Quiet Compare Unordered</td>
</tr>
<tr>
<td>FCOR</td>
<td>Floating-Point Quiet Compare Ordered</td>
</tr>
<tr>
<td>FCEQ</td>
<td>Floating-Point Quiet Compare Equal</td>
</tr>
<tr>
<td>FCUNE</td>
<td>Floating-Point Quiet Compare Unordered or Not Equal</td>
</tr>
<tr>
<td>FCUEQ</td>
<td>Floating-Point Quiet Compare Unordered or Equal</td>
</tr>
<tr>
<td>FCNE</td>
<td>Floating-Point Quiet Compare Not Equal</td>
</tr>
<tr>
<td>FCLT</td>
<td>Floating-Point Quiet Compare Less Than</td>
</tr>
<tr>
<td>FCULT</td>
<td>Floating-Point Quiet Compare Unordered or Less Than</td>
</tr>
<tr>
<td>FCLE</td>
<td>Floating-Point Quiet Compare Less Than or Equal</td>
</tr>
<tr>
<td>FCULE</td>
<td>Floating-Point Quiet Compare Unordered or Less Than or Equal</td>
</tr>
<tr>
<td>FSAF</td>
<td>Floating-Point Signaling Compare Always False</td>
</tr>
<tr>
<td>FSUN</td>
<td>Floating-Point Signaling Compare Unordered</td>
</tr>
<tr>
<td>FSOR</td>
<td>Floating-Point Signaling Compare Ordered</td>
</tr>
<tr>
<td>FSEQ</td>
<td>Floating-Point Signaling Compare Equal</td>
</tr>
<tr>
<td>FSUNE</td>
<td>Floating-Point Signaling Compare Unordered or Not Equal</td>
</tr>
<tr>
<td>FSUEQ</td>
<td>Floating-Point Signaling Compare Unordered or Equal</td>
</tr>
<tr>
<td>FSNE</td>
<td>Floating-Point Signaling Compare Not Equal</td>
</tr>
<tr>
<td>FSLT</td>
<td>Floating-Point Signaling Compare Less Than</td>
</tr>
<tr>
<td>FSULT</td>
<td>Floating-Point Signaling Compare Unordered or Less Than</td>
</tr>
<tr>
<td>FSLE</td>
<td>Floating-Point Signaling Compare Less Than or Equal</td>
</tr>
<tr>
<td>FSULE</td>
<td>Floating-Point Signaling Compare Unordered or Less Than or Equal</td>
</tr>
</tbody>
</table>
### Table 4.6 MSA Floating-Point Conversion Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEXDO</td>
<td>Floating-Point Down-Convert Interchange Format</td>
</tr>
<tr>
<td>FEXUPL, FEXUPR</td>
<td>Left-Half and Right-Half Floating-Point Up-Convert Interchange Format</td>
</tr>
<tr>
<td>FFINT_S, FFINT_U</td>
<td>Floating-Point Convert from Signed and Unsigned Integer</td>
</tr>
<tr>
<td>FQFL, FQFR</td>
<td>Left-Half and Right-Half Floating-Point Convert from Fixed-Point</td>
</tr>
<tr>
<td>FTINT_S, FTINT_U</td>
<td>Floating-Point Round and Convert to Signed and Unsigned Integer</td>
</tr>
<tr>
<td>FTRUNC_S, FTRUNC_U</td>
<td>Floating-Point Truncate and Convert to Signed and Unsigned Integer</td>
</tr>
<tr>
<td>FTQ</td>
<td>Floating-Point Round and Convert to Fixed-Point</td>
</tr>
</tbody>
</table>

### Table 4.7 MSA Fixed-Point Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MADD_Q, MADDR_Q</td>
<td>Fixed-Point Multiply and Add without and with Rounding</td>
</tr>
<tr>
<td>MSUB_Q, MSUBR_Q</td>
<td>Fixed-Point Multiply and Subtract without and with Rounding</td>
</tr>
<tr>
<td>MUL_Q, MULR_Q</td>
<td>Fixed-Point Multiply without and with Rounding</td>
</tr>
</tbody>
</table>

### Table 4.8 MSA Branch and Compare Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BNZ</td>
<td>Branch If Not Zero</td>
</tr>
<tr>
<td>BZ</td>
<td>Branch If Zero</td>
</tr>
<tr>
<td>CEQ, CEQI</td>
<td>Compare Equal</td>
</tr>
<tr>
<td>CLE_S, CLE1_S, CLE_U, CLE1_U</td>
<td>Compare Less-Than-or-Equal Signed and Unsigned</td>
</tr>
<tr>
<td>CLT_S, CLTI_S, CLT_U, CLTI_U</td>
<td>Compare Less-Than Signed and Unsigned</td>
</tr>
</tbody>
</table>
### Table 4.9 MSA Load/Store and Move Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CFCMSA, CTCMSA</td>
<td>Copy from and copy to MSA Control Register</td>
</tr>
<tr>
<td>LD</td>
<td>Load Vector</td>
</tr>
<tr>
<td>LDI</td>
<td>Load Immediate</td>
</tr>
<tr>
<td>MOVE</td>
<td>Vector to Vector Move</td>
</tr>
<tr>
<td>SPLAT, SPLATI</td>
<td>Replicate Vector Element</td>
</tr>
<tr>
<td>FILL</td>
<td>Fill Vector from GPR</td>
</tr>
<tr>
<td>INSERT, INSVE</td>
<td>Insert GPR and Vector element 0 to Vector Element</td>
</tr>
<tr>
<td>COPY_S, COPY_U</td>
<td>Copy element to GPR Signed and Unsigned</td>
</tr>
<tr>
<td>ST</td>
<td>Store Vector</td>
</tr>
</tbody>
</table>

### Table 4.10 MSA Element Permute Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ILVEV, ILVOD</td>
<td>Interleave Even, Odd</td>
</tr>
<tr>
<td>ILVL, ILVR</td>
<td>Interleave the Left, Right</td>
</tr>
<tr>
<td>PCKEV, PCKOD</td>
<td>Pack Even and Odd Elements</td>
</tr>
<tr>
<td>SHF</td>
<td>Set Shuffle</td>
</tr>
<tr>
<td>SLD, SLDI</td>
<td>Element Slide</td>
</tr>
<tr>
<td>VSHF</td>
<td>Vector shuffle</td>
</tr>
</tbody>
</table>

### Table 4.11 Base Architecture Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LSA</td>
<td>Left-shift add or load/store address calculation.</td>
</tr>
<tr>
<td>DLSA</td>
<td>Double left-shift add or load/store address calculation.</td>
</tr>
</tbody>
</table>

**4.1.2 Alphabetical List of Instructions**
Vector Add Absolute Values

**ADD_A.df**

**Format:**
- `ADD_A.B wd,ws,wt`
- `ADD_A.H wd,ws,wt`
- `ADD_A.W wd,ws,wt`
- `ADD_A.D wd,ws,wt`

**Purpose:** Vector Add Absolute Values

Vector addition to vector using the absolute values.

**Description:**

\[ wd[i] \leftarrow \text{absolute\_value}(ws[i]) + \text{absolute\_value}(wt[i]) \]

The absolute values of the elements in vector `wt` are added to the absolute values of the elements in vector `ws`. The result is written to vector `wd`.

The operands and results are values in integer data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- **ADD_A.B**
  ```
  for i in 0 .. WRLEN/8-1
    WR[wd][8i+7..8i] \leftarrow \text{abs}(WR[ws][8i+7..8i], 8) + \text{abs}(WR[wt][8i+7..8i], 8)
  endfor
  ```

- **ADD_A.H**
  ```
  for i in 0 .. WRLEN/16-1
    WR[wd][16i+15..16i] \leftarrow \text{abs}(WR[ws][16i+15..16i], 16) + \text{abs}(WR[wt][16i+15..16i], 16)
  endfor
  ```

- **ADD_A.W**
  ```
  for i in 0 .. WRLEN/32-1
    WR[wd][32i+31..32i] \leftarrow \text{abs}(WR[ws][32i+31..32i], 32) + \text{abs}(WR[wt][32i+31..32i], 32)
  endfor
  ```

- **ADD_A.D**
  ```
  for i in 0 .. WRLEN/64-1
    WR[wd][64i+63..64i] \leftarrow \text{abs}(WR[ws][64i+63..64i], 64) + \text{abs}(WR[wt][64i+63..64i], 64)
  endfor
  ```

**function abs(tt, n)**

```python
if tt[n-1] = 1 then
    return -tt[n-1]..0
else
    return tt[n-1]..0
endif
endfunction abs
```
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Saturated Add of Absolute Values

ADDS_A.df

### Format:
- ADDS_A.B wd, ws, wt
- ADDS_A.H wd, ws, wt
- ADDS_A.W wd, ws, wt
- ADDS_A.D wd, ws, wt

### Purpose:
Vector Saturated Add of Absolute Values

Vector saturated addition to vector of absolute values.

### Description:
\[ wd[i] \leftarrow \text{saturate\_signed(absolute\_value(ws[i]) + absolute\_value(wt[i]))} \]

The absolute values of the elements in vector wt are added to the absolute values of the elements in vector ws. The saturated signed result is written to vector wd.

The operands and results are values in integer data format \( df \).

### Restrictions:
No data-dependent exceptions are possible.

### Operation:

#### ADDS_A.B

```plaintext
for i in 0 .. WRLEN/8-1
    WR[wd]_{8i+7..8i} \leftarrow \text{adds\_a(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)}
endfor
```

#### ADDS_A.H

```plaintext
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow \text{adds\_a(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)}
endfor
```

#### ADDS_A.W

```plaintext
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow \text{adds\_a(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)}
endfor
```

#### ADDS_A.D

```plaintext
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow \text{adds\_a(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)}
endfor
```

#### Function abs

```plaintext
function abs(tt, n)
    if tt_{n-1} = 1 then
        return -tt_{n-1}..0
    else
        return tt_{n-1}..0
    endif
endfunction
```

#### Function sat_s

```plaintext
function sat_s(tt, n, b)
    if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^{n-b+1} then
```

---

<table>
<thead>
<tr>
<th>MSA</th>
<th>001</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3R</th>
</tr>
</thead>
<tbody>
<tr>
<td>001</td>
<td>011110</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>010000</td>
</tr>
</tbody>
</table>

---

MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12
Vector Saturated Add of Absolute Values

```
return 0^{n-b+1} || 1^{b-1}
endif
if tt_{n-1} = 1 and tt_{n-1...b-1} \neq 1^{n-b+1} then
    return 1^{n-b+1} || 0^{b-1}
else
    return tt
endif
endfunction sat_s

function adds_a(ts, tt, n)
    t \leftarrow (0 || abs(ts, n)) + (0 || abs(tt, n))
    return sat_s(t, n+1, n)
endfunction adds_a

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
```
**Purpose:** Vector Signed Saturated Add of Signed Values

Vector addition to vector saturating the result as signed value.

**Description:**

\[ wd[i] \leftarrow \text{saturate\_signed}(\text{signed}(ws[i]) + \text{signed}(wt[i])) \]

The elements in vector \( wt \) are added to the elements in vector \( ws \). Signed arithmetic is performed and overflows clamp to the largest and/or smallest representable signed values before writing the result to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\begin{align*}
\text{ADDS\_S.B} & \quad \text{for } i \in 0 .. \text{WRLEN}/8-1 \\
& \quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{adds\_s}(\text{WR}[ws]_{8i+7..8i}, \text{WR}[wt]_{8i+7..8i}, 8) \\
& \quad \text{endfor} \\
\text{ADDS\_S.H} & \quad \text{for } i \in 0 .. \text{WRLEN}/16-1 \\
& \quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{adds\_s}(\text{WR}[ws]_{16i+15..16i}, \text{WR}[wt]_{16i+15..16i}, 16) \\
& \quad \text{endfor} \\
\text{ADDS\_S.W} & \quad \text{for } i \in 0 .. \text{WRLEN}/32-1 \\
& \quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{adds\_s}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
& \quad \text{endfor} \\
\text{ADDS\_S.D} & \quad \text{for } i \in 0 .. \text{WRLEN}/64-1 \\
& \quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{adds\_s}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
& \quad \text{endfor} \\
\text{function sat\_s}(tt, n, b) & \quad \text{if } tt_{n-1} = 0 \text{ and } tt_{n-1..b-1} \neq 0^n \text{ then} \\
& \quad \quad \text{return } 0^n \text{ then} \\
& \quad \quad \text{return } 0^n \text{ then} \\
& \quad \quad \text{if } tt_{n-1} = 1 \text{ and } tt_{n-1..b-1} \neq 1^n \text{ then} \\
& \quad \quad \quad \text{return } 1^n \text{ then} \\
& \quad \quad \quad \text{else} \\
& \quad \quad \quad \quad \text{return } tt \\
& \quad \quad \quad \text{endif} \\
& \quad \text{endfunction sat\_s}
\end{align*}
\]
function adds_s(ts, tt, n)
    t ← (ts_{n-1} || ts) + (tt_{n-1} || tt)
    return sat_s(t, n+1, n)
endfunction adds_s

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Saturated Add of Unsigned Values

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDS_U.B</td>
<td>for i in 0 .. WRLEN/8-1  &lt;br&gt; WR[wd]8i+7..8i ← adds_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8) &lt;br&gt; endfor</td>
</tr>
<tr>
<td>ADDS_U.H</td>
<td>for i in 0 .. WRLEN/16-1 &lt;br&gt; WR[wd]16i+15..16i ← adds_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16) &lt;br&gt; endfor</td>
</tr>
<tr>
<td>ADDS_U.W</td>
<td>for i in 0 .. WRLEN/32-1 &lt;br&gt; WR[wd]32i+31..32i ← adds_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32) &lt;br&gt; endfor</td>
</tr>
<tr>
<td>ADDS_U.D</td>
<td>for i in 0 .. WRLEN/64-1 &lt;br&gt; WR[wd]64i+63..64i ← adds_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64) &lt;br&gt; endfor</td>
</tr>
</tbody>
</table>

**Function sat_u:**

if \(t_{n-1..b} \neq 0^n-b\) then  
return \(0^n-b \| 1^b\)  
else  
return \(t\)  
endif

**Function adds_u:**

\(t ← (0 \| t) + (0 \| tt)\)

**Purpose:** Vector Unsigned Saturated Add of Unsigned Values

Vector addition to vector saturating the result as unsigned value.

**Description:**

\(wd[i] ← \text{saturate}\_\text{unsigned}(\text{unsigned}(ws[i]) + \text{unsigned}(wt[i]))\)

The elements in vector \(wt\) are added to the elements in vector \(ws\). Unsigned arithmetic is performed and overflows clamp to the largest representable unsigned value before writing the result to vector \(wd\).

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

for i in 0 .. WRLEN/8-1  
WR[wd]8i+7..8i ← adds_u(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)  
endfor

for i in 0 .. WRLEN/16-1  
WR[wd]16i+15..16i ← adds_u(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)  
endfor

for i in 0 .. WRLEN/32-1  
WR[wd]32i+31..32i ← adds_u(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)  
endfor

for i in 0 .. WRLEN/64-1  
WR[wd]64i+63..64i ← adds_u(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)  
endfor

function sat_u(tt, n, b)  
if \(t_{n-1..b} \neq 0^n-b\) then  
return \(0^n-b \| 1^b\)  
else  
return \(t\)  
endif
endfunction sat_u
return sat_u(t, n+1, n)
endfunction adds_u

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
**Vector Add**

**ADDV.df**

<table>
<thead>
<tr>
<th>Format:</th>
<th>ADDV.df</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>ADDV.B  wd,ws,wt</td>
</tr>
<tr>
<td></td>
<td>ADDV.H  wd,ws,wt</td>
</tr>
<tr>
<td></td>
<td>ADDV.W  wd,ws,wt</td>
</tr>
<tr>
<td></td>
<td>ADDV.D  wd,ws,wt</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Purpose: Vector Add</th>
</tr>
</thead>
<tbody>
<tr>
<td>Vector addition to vector.</td>
</tr>
</tbody>
</table>

**Description:**

\[ \text{wd}[i] \leftarrow \text{ws}[i] + \text{wt}[i] \]

The elements in vector \( \text{wt} \) are added to the elements in vector \( \text{ws} \). The result is written to vector \( \text{wd} \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```plaintext
ADDV.B
  for i in 0 .. WRLEN/8-1
    WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} + WR[wt]_{8i+7..8i}
  endfor

ADDV.H
  for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} + WR[wt]_{16i+15..16i}
  endfor

ADDV.W
  for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} + WR[wt]_{32i+31..32i}
  endfor

ADDV.D
  for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} + WR[wt]_{64i+63..64i}
  endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Add

ADDVI.df

**Format:**

ADDVI.d  
ADDVI.B  wd,ws,u5  
ADDVI.H  wd,ws,u5  
ADDVI.W  wd,ws,u5  
ADDVI.D  wd,ws,u5

**Purpose:** Immediate Add

Immediate addition to vector.

**Description:**

\[ wd[i] \leftarrow ws[i] + u5 \]

The 5-bit immediate unsigned value \( u5 \) is added to the elements in vector \( ws \). The result is written to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

ADDVI.B  
\[ t \leftarrow 03 \| u5_{4..0} \]
for i in 0 .. WRLEN/8-1
\[ \text{WR[wd]}_{8i+7..8i} \leftarrow \text{WR[ws]}_{8i+7..8i} + t \]
endfor

ADDVI.H  
\[ t \leftarrow 011 \| u5_{4..0} \]
for i in 0 .. WRLEN/16-1
\[ \text{WR[wd]}_{16i+15..16i} \leftarrow \text{WR[ws]}_{16i+15..16i} + t \]
endfor

ADDVI.W  
\[ t \leftarrow 027 \| u5_{4..0} \]
for i in 0 .. WRLEN/32-1
\[ \text{WR[wd]}_{32i+31..32i} \leftarrow \text{WR[ws]}_{32i+31..32i} + t \]
endfor

ADDVI.D  
\[ t \leftarrow 059 \| u5_{4..0} \]
for i in 0 .. WRLEN/64-1
\[ \text{WR[wd]}_{64i+63..64i} \leftarrow \text{WR[ws]}_{64i+63..64i} + t \]
endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
**Vector Logical And**

**AND.V**

**Format:**

```
AND.V
```

```
AND.V wd, ws, wt  
```

**Purpose:** Vector Logical And

Vector by vector logical and.

**Description:**

```
wd ← ws AND wt
```

Each bit of vector `ws` is combined with the corresponding bit of vector `wt` in a bitwise logical AND operation. The result is written to vector `wd`.

The operands and results are bit vector values.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
WR[wd] ← WR[ws] and WR[wt]
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Logical And

**Format:**  
ANDI.B  
\[ \text{ANDI.B } wd,ws,i8 \]  
\[ \text{MSA} \]

**Purpose:** Immediate Logical And  
Immediate by vector logical and.

**Description:**  
\[ wd[i] \leftarrow ws[i] \text{ AND } i8 \]  
Each byte element of vector \( ws \) is combined with the 8-bit immediate \( i8 \) in a bitwise logical AND operation. The result is written to vector \( wd \).

The operands and results are values in integer byte data format.

**Restrictions:**  
No data-dependent exceptions are possible.

**Operation:**  
\[
\begin{align*}
\text{for } i \text{ in } 0 .. \text{WRLEN/8-1} & \\
\text{WR}[wd]_{8i+7..8i} & \leftarrow \text{WR}[ws]_{8i+7..8i} \text{ AND } i8_{7..0}
\end{align*}
\]

**Exceptions:**  
Reserved Instruction Exception, MSA Disabled Exception.
Vector Absolute Values of Signed Subtract

ASUB_S.df

**Format:**

ASUB_S.B wd,ws,wt
ASUB_S.H wd,ws,wt
ASUB_S.W wd,ws,wt
ASUB_S.D wd,ws,wt

**Purpose:** Vector Absolute Values of Signed Subtract

Vector subtraction from vector of signed values taking the absolute value of the results.

**Description:**

\[ wd[i] \leftarrow \text{absolute\_value}(\text{signed}(ws[i]) - \text{signed}(wt[i])) \]

The signed elements in vector \( ws \) are subtracted from the signed elements in vector \( wt \). The absolute value of the signed result is written to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\begin{align*}
\text{ASUB\_S.B} & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
& \quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{asub\_s(WR}[ws]_{8i+7..8i}, \text{WR}[wt]_{8i+7..8i}, 8) \\
& \quad \text{endfor} \\
\text{ASUB\_S.H} & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
& \quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{asub\_s(WR}[ws]_{16i+15..16i}, \text{WR}[wt]_{16i+15..16i}, 16) \\
& \quad \text{endfor} \\
\text{ASUB\_S.W} & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
& \quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{asub\_s(WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
& \quad \text{endfor} \\
\text{ASUB\_S.D} & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
& \quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{asub\_s(WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
& \quad \text{endfor} \\
\text{function asub\_s(ts, tt, n)} & \quad t \leftarrow (t_{n-1} || ts) - (tt_{n-1} || tt) \\
& \quad \text{if } t_n = 0 \text{ then} \\
& \quad \quad \text{return } t_{n-1..0} \\
& \quad \quad \text{else} \\
& \quad \quad \quad \text{return } (-t)_{n-1..0} \\
& \quad \text{endfunction asub\_s}
\end{align*}
\]

---

<table>
<thead>
<tr>
<th>MSA</th>
<th>df</th>
<th>ws</th>
<th>wt</th>
<th>wd</th>
<th>df_len</th>
</tr>
</thead>
<tbody>
<tr>
<td>011110</td>
<td>100</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Absolute Values of Unsigned Subtract

**Format:**

- ASUB_U.B wd,ws,wt
- ASUB_U.H wd,ws,wt
- ASUB_U.W wd,ws,wt
- ASUB_U.D wd,ws,wt

**Purpose:** Vector Absolute Values of Unsigned Subtract

Vector subtraction from vector of unsigned values taking the absolute value of the results.

**Description:**

\[ wd[i] \leftarrow \text{absolute\_value}(\text{unsigned}(ws[i]) - \text{unsigned}(wt[i])) \]

The unsigned elements in vector \(ws\) are subtracted from the unsigned elements in vector \(wt\). The absolute value of the signed result is written to vector \(wd\).

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- ASUB_U.B
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN/8}-1 \\
  \text{WR}[wd][8i+7..8i] \leftarrow \text{asub\_u}(\text{WR}[ws][8i+7..8i], \text{WR}[wt][8i+7..8i], 8) \\
  \text{endfor}
  \]

- ASUB_U.H
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN/16}-1 \\
  \text{WR}[wd][16i+15..16i] \leftarrow \text{asub\_u}(\text{WR}[ws][16i+15..16i], \text{WR}[wt][16i+15..16i], 16) \\
  \text{endfor}
  \]

- ASUB_U.W
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN/32}-1 \\
  \text{WR}[wd][32i+31..32i] \leftarrow \text{asub\_u}(\text{WR}[ws][32i+31..32i], \text{WR}[wt][32i+31..32i], 32) \\
  \text{endfor}
  \]

- ASUB_U.D
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN/64}-1 \\
  \text{WR}[wd][64i+63..64i] \leftarrow \text{asub\_u}(\text{WR}[ws][64i+63..64i], \text{WR}[wt][64i+63..64i], 64) \\
  \text{endfor}
  \]

**Function:**

\[
\text{function asub\_u(ts, tt, n)} \\
\text{t} \leftarrow (0 || ts) - (0 || tt) \\
\text{if } t_n = 0 \text{ then} \\
\text{return } t_{n-1..0} \\
\text{else} \\
\text{return } (-t)_{n-1..0} \\
\text{endfunction asub\_s}
\]
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Signed Average

**AVE_S.df**

**Format:**
- `AVE_S.B wd,ws,wt`  
- `AVE_S.H wd,ws,wt`  
- `AVE_S.W wd,ws,wt`  
- `AVE_S.D wd,ws,wt`

**Purpose:** Vector Signed Average

Vector average using the signed values.

**Description:**

\[
wd[i] \leftarrow (ws[i] + wt[i]) / 2
\]

The elements in vector \( wt \) are added to the elements in vector \( ws \). The addition is done signed with full precision, i.e. the result has one extra bit. Signed division by 2 (or arithmetic shift right by one bit) is performed before writing the result to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- `AVE_S.B`
  
  ```
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i \leftarrow ave_s(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
  endfor
  ```

- `AVE_S.H`
  
  ```
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i \leftarrow ave_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
  endfor
  ```

- `AVE_S.W`
  
  ```
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i \leftarrow ave_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  endfor
  ```

- `AVE_S.D`
  
  ```
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i \leftarrow ave_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  endfor
  ```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Average

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>AVE_U.B wd,ws,wt</td>
<td></td>
</tr>
<tr>
<td>AVE_U.H wd,ws,wt</td>
<td></td>
</tr>
<tr>
<td>AVE_U.W wd,ws,wt</td>
<td></td>
</tr>
<tr>
<td>AVE_U.D wd,ws,wt</td>
<td></td>
</tr>
</tbody>
</table>

**Purpose:**

Vector Unsigned Average

Vector average using the unsigned values.

**Description:**

\[
wd[i] \leftarrow (ws[i] + wt[i]) / 2
\]

The elements in vector \( wt \) are added to the elements in vector \( ws \). The addition is done unsigned with full precision, i.e. the result has one extra bit. Unsigned division by 2 (or logical shift right by one bit) is performed before writing the result to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\begin{align*}
\text{AVE_U.B} & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
& \quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{ave_u}(\text{WR}[ws]_{8i+7..8i}, \text{WR}[wt]_{8i+7..8i}, 8) \\
\text{endfor} \\
\text{AVE_U.H} & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
& \quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{ave_u}(\text{WR}[ws]_{16i+15..16i}, \text{WR}[wt]_{16i+15..16i}, 16) \\
\text{endfor} \\
\text{AVE_U.W} & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
& \quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{ave_u}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
\text{endfor} \\
\text{AVE_U.D} & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
& \quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{ave_u}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
\text{endfor} \\
\text{function ave_u(ts, tt, n)} & \quad \text{t} \leftarrow (0 || ts) + (0 || tt) \\
& \quad \text{return } t_{n.1} \\
\text{endfunction ave_u}
\end{align*}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Signed Average Rounded

**Format:**

- `AVER_S.B wd,ws,wt`  
- `AVER_S.H wd,ws,wt`  
- `AVER_S.W wd,ws,wt`  
- `AVER_S.D wd,ws,wt`

**Purpose:** Vector Signed Average Rounded

Vector average rounded using the signed values.

**Description:**

\[ wd[i] \leftarrow (ws[i] + wt[i] + 1) / 2 \]

The elements in vector `wt` are added to the elements in vector `ws`. The addition of the elements plus 1 (for rounding) is done signed with full precision, i.e. the result has one extra bit. Signed division by 2 (or arithmetic shift right by one bit) is performed before writing the result to vector `wd`.

The operands and results are values in integer data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- `AVER_S.B`
  
  ```
  for i in 0 .. WRLEN/8-1
    WR[wd]_{8i+7}..8i \leftarrow aver_s(WR[ws]_{8i+7}..8i, WR[wt]_{8i+7}..8i, 8)
  endfor
  ```

- `AVER_S.H`
  
  ```
  for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15}..16i \leftarrow aver_s(WR[ws]_{16i+15}..16i, WR[wt]_{16i+15}..16i, 16)
  endfor
  ```

- `AVER_S.W`
  
  ```
  for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31}..32i \leftarrow aver_s(WR[ws]_{32i+31}..32i, WR[wt]_{32i+31}..32i, 32)
  endfor
  ```

- `AVER_S.D`
  
  ```
  for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63}..64i \leftarrow aver_s(WR[ws]_{64i+63}..64i, WR[wt]_{64i+63}..64i, 64)
  endfor
  ```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Average Rounded

Purpose: Vector Unsigned Average Rounded
Vector average rounded using the unsigned values.

Description: \(wd[i] \leftarrow (ws[i] + wt[i] + 1) / 2\)
The elements in vector \(wt\) are added to the elements in vector \(ws\). The addition of the elements plus 1 (for rounding) is done unsigned with full precision, i.e. the result has one extra bit. Unsigned division by 2 (or logical shift right by one bit) is performed before writing the result to vector \(wd\).
The operands and results are values in integer data format \(df\).

Restrictions:
No data-dependent exceptions are possible.

Operation:

\[
\begin{align*}
\text{AVER}_U.B & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
& \quad \text{WR}[wd]_{8i+7}..8i \leftarrow \text{aver}_u(\text{WR}[ws]_{8i+7}..8i, \text{WR}[wt]_{8i+7}..8i, 8) \\
\end{align*}
\]

\[
\begin{align*}
\text{AVER}_U.H & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
& \quad \text{WR}[wd]_{16i+15}..16i \leftarrow \text{aver}_u(\text{WR}[ws]_{16i+15}..16i, \text{WR}[wt]_{16i+15}..16i, 16) \\
\end{align*}
\]

\[
\begin{align*}
\text{AVER}_U.W & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
& \quad \text{WR}[wd]_{32i+31}..32i \leftarrow \text{aver}_u(\text{WR}[ws]_{32i+31}..32i, \text{WR}[wt]_{32i+31}..32i, 32) \\
\end{align*}
\]

\[
\begin{align*}
\text{AVER}_U.D & \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
& \quad \text{WR}[wd]_{64i+63}..64i \leftarrow \text{aver}_u(\text{WR}[ws]_{64i+63}..64i, \text{WR}[wt]_{64i+63}..64i, 64) \\
\end{align*}
\]

\[
\begin{align*}
\text{function } \text{ave}_u(\text{ts}, \text{tt}, \text{n}) \\
& \quad t \leftarrow (0 || \text{ts}) + (0 || \text{tt}) + 1 \\
& \quad \text{return } t_{n.1} \\
\end{align*}
\]

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.

\[
\begin{array}{cccccccc}
\text{Format:} & \text{AVER}_U.df \\
& \text{AVER}_U.B \text{ wd,ws,wt} & \text{MSA} \\
& \text{AVER}_U.H \text{ wd,ws,wt} & \text{MSA} \\
& \text{AVER}_U.W \text{ wd,ws,wt} & \text{MSA} \\
& \text{AVER}_U.D \text{ wd,ws,wt} & \text{MSA} \\
\end{array}
\]

\[
\begin{array}{cccccccc}
\text{Purpose:} & \text{Vector Unsigned Average Rounded} \\
& \text{Vector average rounded using the unsigned values.} \\
\end{array}
\]

<table>
<thead>
<tr>
<th>MSA</th>
<th>011110</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3R</th>
<th>010000</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>3</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>

| 30  | 29  | 28  | 27  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 19  | 18  | 17  | 16  | 15  | 14  | 13  | 12  | 11  | 10  | 9   | 8   | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|-----|
| MSA | 010000 | 3R |
| 32  | 31  | 26  | 25  | 24  | 23  | 22  | 21  | 20  | 16  | 15  | 11  | 10  | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
Vector Bit Clear

Format: BCLR.df

- BCLR.B wd,ws,wt
- BCLR.H wd,ws,wt
- BCLR.W wd,ws,wt
- BCLR.D wd,ws,wt

Purpose: Vector Bit Clear

Vector selected bit position clear in each element.

Description: \( wd[i] \leftarrow \text{bit\_clear}(ws[i], wt[i]) \)

Clear (set to 0) one bit in each element of vector \( ws \). The bit position is given by the elements in \( wt \) modulo the size of the element in bits. The result is written to vector \( wd \).

The operands and results are values in integer data format \( df \).

Restrictions:

No data-dependent exceptions are possible.

Operation:

BCLR.B

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \\
\quad t \leftarrow \text{WR}[wt]_{8i+2..8i} \\
\quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{WR}[ws]_{8i+7..8i} \text{ and } (1^7-t || 0 || 1^t) \\
\text{endfor}
\]

BCLR.H

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \\
\quad t \leftarrow \text{WR}[wt]_{16i+3..16i} \\
\quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{WR}[ws]_{16i+15..16i} \text{ and } (1^{15}-t || 0 || 1^t) \\
\text{endfor}
\]

BCLR.W

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
\quad t \leftarrow \text{WR}[wt]_{32i+4..32i} \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{WR}[ws]_{32i+31..32i} \text{ and } (1^{31}-t || 0 || 1^t) \\
\text{endfor}
\]

BCLR.D

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
\quad t \leftarrow \text{WR}[wt]_{64i+5..64i} \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{WR}[ws]_{64i+63..64i} \text{ and } (1^{63}-t || 0 || 1^t) \\
\text{endfor}
\]

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Bit Clear

**Purpose:** Immediate Bit Clear

Immediate selected bit position clear in each element.

**Description:** \(\text{wd}[i] \leftarrow \text{bit\_clear}(\text{ws}[i], \text{m})\)

Clear (set to 0) one bit in each element of vector \(\text{ws}\). The bit position is given by the immediate \(\text{m}\) modulo the size of the element in bits. The result is written to vector \(\text{wd}\).

The operands and results are values in integer data format \(\text{df}\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\begin{align*}
\text{BCLRI.B} & \\
& t \leftarrow \text{m} \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
& \quad \text{WR}[\text{wd}]_{8i+7..8i} \leftarrow \text{WR}[\text{ws}]_{8i+7..8i} \text{ and } (1^7-t || 0 || 1^t) \\
& \text{endfor} \\
\text{BCLRI.H} & \\
& t \leftarrow \text{m} \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
& \quad \text{WR}[\text{wd}]_{16i+15..16i} \leftarrow \text{WR}[\text{ws}]_{16i+15..16i} \text{ and } (1^{15}-t || 0 || 1^t) \\
& \text{endfor} \\
\text{BCLRI.W} & \\
& t \leftarrow \text{m} \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
& \quad \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow \text{WR}[\text{ws}]_{32i+31..32i} \text{ and } (1^{31}-t || 0 || 1^t) \\
& \text{endfor} \\
\text{BCLRI.D} & \\
& t \leftarrow \text{m} \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
& \quad \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow \text{WR}[\text{ws}]_{64i+63..64i} \text{ and } (1^{63}-t || 0 || 1^t) \\
& \text{endfor}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
**Vector Bit Insert Left**

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BINSL.B</td>
<td>$\text{BINSL.B } wd,ws,wt$</td>
</tr>
<tr>
<td>BINSL.H</td>
<td>$\text{BINSL.H } wd,ws,wt$</td>
</tr>
<tr>
<td>BINSL.W</td>
<td>$\text{BINSL.W } wd,ws,wt$</td>
</tr>
<tr>
<td>BINSL.D</td>
<td>$\text{BINSL.D } wd,ws,wt$</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Bit Insert Left

Vector selected left most bits copy while preserving destination right bits.

**Description:**

$$wd[i] \leftarrow \text{bit_insert_left}(wd[i], ws[i], wt[i])$$

Copy most significant (left) bits in each element of vector $ws$ to elements in vector $wd$ while preserving the least significant (right) bits. The number of bits to copy is given by the elements in vector $wt$ modulo the size of the element in bits plus 1.

The operands and results are values in integer data format $df$.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**BINSL.B**

```plaintext
for i in 0 .. WRLEN/8-1
    t \leftarrow WR[wt]_{8i+2..8i}
    WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i+7-t} \ || \ WR[wd]_{8i+7-t-1..8i}
endfor
```

**BINSL.H**

```plaintext
for i in 0 .. WRLEN/16-1
    t \leftarrow WR[wt]_{16i+3..16i}
    WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i+15-t} \ || \ WR[wd]_{16i+15-t-1..16i}
endfor
```

**BINSL.W**

```plaintext
for i in 0 .. WRLEN/32-1
    t \leftarrow WR[wt]_{32i+4..32i}
    WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i+31-t} \ || \ WR[wd]_{32i+31-t-1..32i}
endfor
```

**BINSL.D**

```plaintext
for i in 0 .. WRLEN/64-1
    t \leftarrow WR[wt]_{64i+5..64i}
    WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i+63-t} \ || \ WR[wd]_{64i+63-t-1..64i}
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Bit Insert Left

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>BINSLI.B wd,ws,m</td>
<td>MSA</td>
</tr>
<tr>
<td>BINSLI.H wd,ws,m</td>
<td>MSA</td>
</tr>
<tr>
<td>BINSLI.W wd,ws,m</td>
<td>MSA</td>
</tr>
<tr>
<td>BINSLI.D wd,ws,m</td>
<td>MSA</td>
</tr>
</tbody>
</table>

**Purpose:** Immediate Bit Insert Left

Immediate selected left most bits copy while preserving destination right bits.

**Description:**

Copy most significant (left) bits in each element of vector `ws` to elements in vector `wd` while preserving the least significant (right) bits. The number of bits to copy is given by the immediate `m` modulo the size of the element in bits plus 1.

The operands and results are values in integer data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**BINSLI.B**

```plaintext
t ← m
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i+t || WR[wd]8i+t-1..8i
endfor
```

**BINSLI.H**

```plaintext
t ← m
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i+t || WR[wd]16i+t-1..16i
endfor
```

**BINSLI.W**

```plaintext
t ← m
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i+t || WR[wd]32i+t-1..32i
endfor
```

**BINSLI.D**

```plaintext
t ← m
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i+t || WR[wd]64i+t-1..64i
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Bit Insert Right

**Purpose:** Vector Bit Insert Right

Vector selected right most bits copy while preserving destination left bits.

**Description:**

\[
wd[i] \leftarrow \text{bit_insert_right}(wd[i], ws[i], wt[i])
\]

Copy least significant (right) bits in each element of vector \(ws\) to elements in vector \(wd\) while preserving the most significant (left) bits. The number of bits to copy is given by the elements in vector \(wt\) modulo the size of the element in bits plus 1.

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**BINSR.B**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
\text{t } \leftarrow \text{WR[wt]}_{8i+2..8i} \\
\text{WR[wd]}_{8i+7..8i} \leftarrow \text{WR[wd]}_{8i+7..8i+t+1} || \text{WR[ws]}_{8i+t..8i} \]

**BINSR.H**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
\text{t } \leftarrow \text{WR[wt]}_{16i+3..16i} \\
\text{WR[wd]}_{16i+15..16i} \leftarrow \text{WR[wd]}_{16i+15..16i+t+1} || \text{WR[ws]}_{16i+t..16i} \]

**BINSR.W**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
\text{t } \leftarrow \text{WR[wt]}_{32i+4..32i} \\
\text{WR[wd]}_{32i+31..32i} \leftarrow \text{WR[wd]}_{32i+31..32i+t+1} || \text{WR[ws]}_{32i+t..32i} \]

**BINSR.D**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
\text{t } \leftarrow \text{WR[wt]}_{64i+5..64i} \\
\text{WR[wd]}_{64i+63..64i} \leftarrow \text{WR[wd]}_{64i+63..64i+t+1} || \text{WR[ws]}_{64i+t..64i} \]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Bit Insert Right

Format:

BINSRI.df
BINSRI.B wd,ws,m  MSA
BINSRI.H wd,ws,m  MSA
BINSRI.W wd,ws,m  MSA
BINSRI.D wd,ws,m  MSA

Purpose: Immediate Bit Insert Right
Immediate selected right most bits copy while preserving destination left bits.

Description: wd[i] ← bit_insert_right(wd[i], ws[i], m)
Copy least significant (right) bits in each element of vector ws to elements in vector wd while preserving the most significant (left) bits. The number of bits to copy is given by the immediate m modulo the size of the element in bits plus 1.
The operands and results are values in integer data format df.

Restrictions:
No data-dependent exceptions are possible.

Operation:

BINSRI.B
  t ← m
  for i in 0 .. WRLEN/8-1
    WR[wd][8i+7..8i+7+t+1] ← WR[wd][8i+7..8i+7+t+1] || WR[ws][8i+t..8i]
  endfor

BINSRI.H
  t ← m
  for i in 0 .. WRLEN/16-1
    WR[wd][16i+15..16i+15+t+1] ← WR[wd][16i+15..16i+15+t+1] || WR[ws][16i+t..16i]
  endfor

BINSRI.W
  t ← m
  for i in 0 .. WRLEN/32-1
    WR[wd][32i+31..32i+31+t+1] ← WR[wd][32i+31..32i+31+t+1] || WR[ws][32i+t..32i]
  endfor

BINSRI.D
  t ← m
  for i in 0 .. WRLEN/64-1
    WR[wd][64i+63..64i+63+t+1] ← WR[wd][64i+63..64i+63+t+1] || WR[ws][64i+t..64i]
  endfor

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Bit Move If Not Zero  

**Format:**  
\[ BMNZ.V \]  
\[ BMNZ.V \ \text{wd},\text{ws},\text{wt} \]  
\[ \text{MSA} \]  

**Purpose:** Vector Bit Move If Not Zero  
Vector mask-based copy bits on the condition mask being set.  

**Description:**  
\[ \text{wd} \leftarrow (\text{ws AND wt}) \text{ OR } (\text{wd AND NOT wt}) \]  
Copy to destination vector \( \text{wd} \) all bits from source vector \( \text{ws} \) for which the corresponding bits from target vector \( \text{wt} \) are 1 and leaves unchanged all destination bits for which the corresponding target bits are 0.  
The operands and results are bit vector values.  

**Restrictions:**  
No data-dependent exceptions are possible.  

**Operation:**  
\[ \text{WR[wd]} \leftarrow (\text{WR[ws]} \text{ AND WR[wt]}) \text{ OR } (\text{WR[wd]} \text{ AND NOT WR[wt]}) \]  

**Exceptions:**  
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Bit Move If Not Zero

**Format:**

BMNZI.B

BMNZI.B wd,ws,i8

**Purpose:** Immediate Bit Move If Not Zero

Immediate mask-based copy bits on the condition mask being set.

**Description:**

wd[i] ← (ws[i] AND i8) OR (wd[i] AND NOT i8)

Copy to destination vector wd all bits from source vector ws for which the corresponding bits from immediate i8 are 1 and leaves unchanged all destination bits for which the corresponding immediate bits are 0.

The operands and results are vector values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

WR[wd] ← (WR[ws][g_i+7..g_i and i87..0]) or (WR[wd][g_i+7..g_i and not i87..0])

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Bit Move If Zero

**Format:**

```
BMZ.V
```

```
BMZ.V wd, ws, wt
```

**Purpose:** Vector Bit Move If Zero
Vector mask-based copy bits on the condition mask being clear.

**Description:**

```
wd ← (ws AND NOT wt) OR (wd AND wt)
```

Copy to destination vector `wd` all bits from source vector `ws` for which the corresponding bits from target vector `wt` are 0 and leaves unchanged all destination bits for which the corresponding target bits are 1.

The operands and results are bit vector values.

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

```
WR[wd] ← (WR[ws] and not WR[wt]) OR (WR[wd] and WR[wt])
```

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Bit Move If Zero

**BMZI.B**

**Format:**

BMZI.B

BMZI.B `wd,ws,i8`

**Purpose:** Immediate Bit Move If Zero

Immediate mask-based copy bits on the condition mask being clear.

**Description:**

`wd[i] ← (ws[i] AND NOT i8) OR (wd[i] AND i8)`

Copy to destination vector `wd` all bits from source vector `ws` for which the corresponding bits from immediate `i8` are 0 and leaves unchanged all destination bits for which the corresponding immediate bits are 1.

The operands and results are vector values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

`WR[wd] ← (WR[ws] and not i87..0) or (WR[wd] and i87..0)`

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Bit Negate

**Format:**

```
BNEG.B wd,ws,wt
BNEG.H wd,ws,wt
BNEG.W wd,ws,wt
BNEG.D wd,ws,wt
```

**Purpose:** Vector Bit Negate

Vector selected bit position negate in each element.

**Description:**

```markdown
wd[i] ← bit_negate(ws[i], wt[i])
```

Negate (complement) one bit in each element of vector `ws`. The bit position is given by the elements in `wt` modulo the size of the element in bits. The result is written to vector `wd`.

The operands and results are values in integer data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```c
BNEG.B
for i in 0 .. WRLEN/8-1
    t ← WR[wt]8i+2..8i
    WR[wd]8i+7..8i ← WR[ws]8i+7..8i xor (07-t || 1 || 0t)
endfor

BNEG.H
for i in 0 .. WRLEN/16-1
    t ← WR[wt]16i+3..16i
    WR[wd]16i+15..16i ← WR[ws]16i+15..16i xor (015-t || 1 || 0t)
endfor

BNEG.W
for i in 0 .. WRLEN/32-1
    t ← WR[wt]32i+4..32i
    WR[wd]32i+31..32i ← WR[ws]32i+31..32i xor (031-t || 1 || 0t)
endfor

BNEG.D
for i in 0 .. WRLEN/64-1
    t ← WR[wt]64i+5..64i
    WR[wd]64i+63..64i ← WR[ws]64i+63..64i xor (063-t || 1 || 0t)
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Bit Negate

Format:

\[
\text{BNEGI}.\text{df} \\
\text{BNEGI}.\text{B} \ \text{wd},\text{ws},m \\
\text{BNEGI}.\text{H} \ \text{wd},\text{ws},m \\
\text{BNEGI}.\text{W} \ \text{wd},\text{ws},m \\
\text{BNEGI}.\text{D} \ \text{wd},\text{ws},m
\]

Purpose: Immediate Bit Negate

Immediate selected bit position negate in each element.

Description: \( \text{wd}[i] \leftarrow \text{bit\_negate}(\text{ws}[i], m) \)

Negate (complement) one bit in each element of vector \( \text{ws} \). The bit position is given by the immediate \( m \) modulo the size of the element in bits. The result is written to vector \( \text{wd} \).

The operands and results are values in integer data format \( \text{df} \).

Restrictions:

No data-dependent exceptions are possible.

Operation:

\[
\text{BNEGI}.\text{B} \quad t \leftarrow m \\
\text{for } i \in 0..\text{WRLEN}/8-1 \\
\ \
\text{WR}[\text{wd}]_{8i+7..8i} \leftarrow \text{WR}[\text{ws}]_{8i+7..8i} \text{xor } (0^7-t || 1 || 0^t) \quad \text{endfor}
\]

\[
\text{BNEGI}.\text{H} \quad t \leftarrow m \\
\text{for } i \in 0..\text{WRLEN}/16-1 \\
\ \
\text{WR}[\text{wd}]_{16i+15..16i} \leftarrow \text{WR}[\text{ws}]_{16i+15..16i} \text{xor } (0^{15}-t || 1 || 0^t) \quad \text{endfor}
\]

\[
\text{BNEGI}.\text{W} \quad t \leftarrow m \\
\text{for } i \in 0..\text{WRLEN}/32-1 \\
\ \
\text{WR}[\text{wd}]_{32i+31..32i} \leftarrow \text{WR}[\text{ws}]_{32i+31..32i} \text{xor } (0^{31}-t || 1 || 0^t) \quad \text{endfor}
\]

\[
\text{BNEGI}.\text{D} \quad t \leftarrow m \\
\text{for } i \in 0..\text{WRLEN}/64-1 \\
\ \
\text{WR}[\text{wd}]_{64i+63..64i} \leftarrow \text{WR}[\text{ws}]_{64i+63..64i} \text{xor } (0^{63}-t || 1 || 0^t) \quad \text{endfor}
\]

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Branch If All Elements Are Not Zero

Immediate PC offset branch if all destination elements are not zero.

Description: if \( wt[i] \neq 0 \) for all \( i \) then branch PC-relative \( s16 \)

PC-relative branch if all elements in \( wt \) are not zero.

The branch instruction has a delay slot. \( s16 \) is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:

Processor operation is UNPREDICTABLE if a branch is placed in the delay slot of a branch or jump.

Operation:

\[
\text{BNZ.B} \quad \text{branch}(\text{WR}[wt]_{8i+7..8i} \neq 0 \text{ for all } i, s16)
\]

\[
\text{BNZ.H} \quad \text{branch}(\text{WR}[wt]_{16i+15..16i} \neq 0 \text{ for all } i, s16)
\]

\[
\text{BNZ.W} \quad \text{branch}(\text{WR}[wt]_{32i+31..32i} \neq 0 \text{ for all } i, s16)
\]

\[
\text{BNZ.D} \quad \text{branch}(\text{WR}[wt]_{64i+63..64i} \neq 0 \text{ for all } i, s16)
\]

\[
\text{function} \ \text{branch}(\text{cond, offset})
\]

\[
\text{if cond then}
\]

\[
\text{I: target_offset} \leftarrow (\text{offset})_{\text{GPRLEN-12}} | | \text{offset}_{9..0} | | 0^{^2}
\]

\[
\text{I+1: PC} \leftarrow \text{PC} + \text{target_offset}
\]

\[
\text{endif}
\]

\[
\text{endfunction} \ \text{branch}
\]

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Branch If Not Zero (At Least One Element of Any Format Is Not Zero)  

**Format:**  
BNZ.V  
BNZ.V wt, s16  

**Purpose:** Immediate Branch If Not Zero (At Least One Element of Any Format Is Not Zero)  
Immediate PC offset branch if destination vector is not zero.  

**Description:** if wt \( \neq 0 \) then branch PC-relative s16  
PC-relative branch if at least one bit in wt is not zero, i.e. at least one element is not zero regardless of the data format.  
The branch instruction has a delay slot. s16 is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.  

**Restrictions:**  
Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.  

**Operation:**  
branch(WR[wt] \( \neq 0 \), s16)  
function branch(cond, offset)  
  if cond then  
    I: target_offset \( \leftarrow \) (offset\_gprlen-12 || offset\_s..0 || 0^\^2  
    I+1: PC \( \leftarrow \) PC + target_offset  
  endif  
endfunction branch  

**Exceptions:**  
Reserved Instruction Exception, MSA Disabled Exception.
Vector Bit Select

Format:

\[ \text{BSEL.V} \]
\[ \text{BSEL.V} \; \text{wd,ws,wt} \]

Purpose: Vector Bit Select

Vector mask-based copy bits from two source vectors selected by the bit mask value

Description: \( \text{wd} \leftarrow (\text{ws AND NOT wd}) \text{ OR } (\text{wt AND wd}) \)

Selectively copy bits from the source vectors \( \text{ws} \) and \( \text{wt} \) into destination vector \( \text{wd} \) based on the corresponding bit in \( \text{wd} \): if 0 copies the bit from \( \text{ws} \), if 1 copies the bit from \( \text{wt} \).

Restrictions:
The operands and results are bit vector values.

Operation:

\[ \text{WR[wd]} \leftarrow (\text{WR[ws] and not WR[wd]}) \text{ OR } (\text{WR[wt] and WR[wd]}) \]

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Bit Select

**Format:**

BSELI.B

BSELI.B wd,ws,i8

**Purpose:** Immediate Bit Select

Immediate mask-based copy bits from two source vectors selected by the bit mask value

**Description:**

\[ \text{wd} \leftarrow (\text{ws AND NOT wd}) \text{ OR } (\text{i8 AND wd}) \]

Selectively copy bits from the 8-bit immediate \(i8\) and source vector \(ws\) into destination vector \(wd\) based on the corresponding bit in \(wd\): if 0 copies the bit from \(ws\), if 1 copies the bit from \(i8\).

**Restrictions:**

The operands and results are bit vector values.

**Operation:**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN/8-1} \\
\text{WR[wd]}_{i \times 7..i+7.8i} \leftarrow (\text{WR[ws]}_{i \times 7..i+7.8i} \text{ and not WR[wd]}_{i \times 7..i+7.8i}) \text{ OR } (\text{i8}_{7..0} \text{ and WR[wd]}_{i \times 7..i+7.8i})
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Bit Set

Format:

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
<th>MSA</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSET.df</td>
<td>Vector Bit Set</td>
<td></td>
</tr>
<tr>
<td>BSET.B</td>
<td>wd, ws, wt</td>
<td>MSA</td>
</tr>
<tr>
<td>BSET.H</td>
<td>wd, ws, wt</td>
<td>MSA</td>
</tr>
<tr>
<td>BSET.W</td>
<td>wd, ws, wt</td>
<td>MSA</td>
</tr>
<tr>
<td>BSET.D</td>
<td>wd, ws, wt</td>
<td>MSA</td>
</tr>
</tbody>
</table>

Purpose: Vector Bit Set

Vector selected bit position set in each element.

Description:

\[ \text{wd}[i] \leftarrow \text{bit\_set}(ws[i], wt[i]) \]

Set to 1 one bit in each element of vector ws. The bit position is given by the elements in wt modulo the size of the element in bits. The result is written to vector wd.

The operands and results are values in integer data format df.

Restrictions:

No data-dependent exceptions are possible.

Operation:

```plaintext
BSET_S.B
for i in 0 .. WRLEN/8-1
    t \leftarrow \text{WR}[wt][8i+2..8i] \\
    \text{WR}[wd][8i+7..8i] \leftarrow \text{WR}[ws][8i+7..8i] \text{ or } (0^{7-t} || 1 || 0^t)
endfor

BSET_S.H
for i in 0 .. WRLEN/16-1
    t \leftarrow \text{WR}[wt][16i+3..16i] \\
    \text{WR}[wd][16i+15..16i] \leftarrow \text{WR}[ws][16i+15..16i] \text{ or } (0^{15-t} || 1 || 0^t)
endfor

BSET_S.W
for i in 0 .. WRLEN/32-1
    t \leftarrow \text{WR}[wt][32i+4..32i] \\
    \text{WR}[wd][32i+31..32i] \leftarrow \text{WR}[ws][32i+31..32i] \text{ or } (0^{31-t} || 1 || 0^t)
endfor

BSET_S.D
for i in 0 .. WRLEN/64-1
    t \leftarrow \text{WR}[wt][64i+5..64i] \\
    \text{WR}[wd][64i+63..64i] \leftarrow \text{WR}[ws][64i+63..64i] \text{ or } (0^{63-t} || 1 || 0^t)
endfor
```

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Bit Set

**Format:**

<table>
<thead>
<tr>
<th>BSETI.B</th>
<th>wd, ws, m</th>
<th>MSA</th>
</tr>
</thead>
<tbody>
<tr>
<td>BSETI.H</td>
<td>wd, ws, m</td>
<td>MSA</td>
</tr>
<tr>
<td>BSETI.W</td>
<td>wd, ws, m</td>
<td>MSA</td>
</tr>
<tr>
<td>BSETI.D</td>
<td>wd, ws, m</td>
<td>MSA</td>
</tr>
</tbody>
</table>

**Purpose:** Immediate Bit Set

Immediate selected bit position set in each element.

**Description:** $wd[i] \leftarrow \text{bit\_set}(ws[i], m)$

Set to 1 one bit in each element of vector $ws$. The bit position is given by the immediate $m$. The result is written to vector $wd$.

The operands and results are values in integer data format $df$.

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

BSETI_S.B

```plaintext
t \leftarrow m
for i in 0 .. WRLEN/8-1
    WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} \text{ or } (0^t \mid | \mid 0^t)
endfor
```

BSETI_S.H

```plaintext
t \leftarrow m
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} \text{ or } (0^{15\_t} \mid | \mid 0^t)
endfor
```

BSETI_S.W

```plaintext
t \leftarrow m
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} \text{ or } (0^{31\_t} \mid | \mid 0^t)
endfor
```

BSETI_S.D

```plaintext
t \leftarrow m
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} \text{ or } (0^{63\_t} \mid | \mid 0^t)
endfor
```

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Branch If At Least One Element Is Zero

**Purpose:** Immediate Branch If At Least One Element Is Zero

Immediate PC offset branch if at least one destination element is zero.

**Description:** if \( \text{wt}[i] = 0 \) for some \( i \) then branch PC-relative \( s16 \)

PC-relative branch if at least one element in \( \text{wt} \) is zero.

The branch instruction has a delay slot. \( s16 \) is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

**Restrictions:**

Processor operation is **UNPREDICTABLE** if a branch is placed in the delay slot of a branch or jump.

**Operation:**

\[
\text{BZ.B} \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \quad \text{branch}(\text{WR}[\text{wt}]_{8i+7..8i} = 0, s16) \\
\text{endfor}
\]

\[
\text{BZ.H} \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \quad \text{branch}(\text{WR}[\text{wt}]_{16i+15..16i} = 0, s16) \\
\text{endfor}
\]

\[
\text{BZ.W} \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \quad \text{branch}(\text{WR}[\text{wt}]_{32i+31..32i} = 0, s16) \\
\text{endfor}
\]

\[
\text{BZ.D} \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \quad \text{branch}(\text{WR}[\text{wt}]_{64i+63..64i} = 0, s16) \\
\text{endfor}
\]

\[
\text{function } \text{branch}(\text{cond}, \text{offset}) \\
\text{if } \text{cond} \text{ then} \\
\text{I: } \text{target\_offset } \leftarrow (\text{offset}_9)^\text{WRLEN-12} || \text{offset}_9..0 || 0^{^2} \\
\text{I+1: } \text{PC } \leftarrow \text{PC } + \text{target\_offset} \\
\text{endif} \\
\text{endfunction } \text{branch}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Branch If Zero (All Elements of Any Format Are Zero)  

BZ.V

Format:  

BZ.V  
BZ.V wt,s16

Purpose:  Immediate Branch If Zero (All Elements of Any Format Are Zero)  

Immediate PC offset branch if destination vector is zero.

Description:  

if wt = 0 then branch PC-relative s16  

PC-relative branch if all wt bits are zero, i.e. all elements are zero regardless of the data format.  

The branch instruction has a delay slot. s16 is a PC word offset, i.e. signed count of 32-bit instructions, from the PC of the delay slot.

Restrictions:  

Processor operation is UNPREDICTABLE if a branch is placed in the delay slot of a branch or jump.

Operation:

branch(WR[wt] = 0, s16)

function branch(cond, offset)

if cond then
  I: target_offset <- (offset_9)_{GPRLEN-12} || offset_9..0 || 0^^2  
  I+1: PC <- PC + target_offset
endif
endfunction branch

Exceptions:  

Reserved Instruction Exception, MSA Disabled Exception.
Vector Compare Equal

**Format:**

CEQ df
CEQ B wd, ws, wt
CEQ H wd, ws, wt
CEQ W wd, ws, wt
CEQ D wd, ws, wt

**Purpose:** Vector Compare Equal

Vector to vector compare for equality; if true all destination bits are set, otherwise clear.

**Description:**

```
wd[i] ← (ws[i] = wt[i])
```

Set all bits to 1 in `wd` elements if the corresponding `ws` and `wt` elements are equal, otherwise set all bits to 0.

The operands and results are values in integer data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
CEQ B
for i in 0..WRLEN/8-1
  c ← WR[ws]i*7..i*8 = WR[wt]i*7..i*8
  WR[wd]i*7..i*8 ← c8
endfor

CEQ H
for i in 0..WRLEN/16-1
  c ← WR[ws]i*15..i*16 = WR[wt]i*15..i*16
  WR[wd]i*15..i*16 ← c16
endfor

CEQ W
for i in 0..WRLEN/32-1
  c ← WR[ws]i*31..i*32 = WR[wt]i*31..i*32
  WR[wd]i*31..i*32 ← c32
endfor

CEQ D
for i in 0..WRLEN/64-1
  c ← WR[ws]i*63..i*64 = WR[wt]i*63..i*64
  WR[wd]i*63..i*64 ← c64
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Compare Equal

Format:
- CEQI.df

CEQI.B wd,ws,s5  
CEQI.H wd,ws,s5  
CEQI.W wd,ws,s5  
CEQI.D wd,ws,s5

Purpose: Immediate Compare Equal

Immediate to vector compare for equality; if true all destination bits are set, otherwise clear.

Description:
\[ wd[i] \leftarrow (ws[i] = s5) \]

Set all bits to 1 in \( wd \) elements if the corresponding \( ws \) element and the 5-bit signed immediate \( s5 \) are equal, otherwise set all bits to 0.

The operands and results are values in integer data format \( df \).

Restrictions:
No data-dependent exceptions are possible.

Operation:

CEQI.B
\[
t \leftarrow (s5_4)_3 || s5_{4..0}
\]
for \( i \) in \( 0 .. \) WRLEN/8-1
\[
c \leftarrow WR[ws]_{8i+7..8i} = t
\]
\[
WR[wd]_{8i+7..8i} \leftarrow c^8
\]
endfor

CEQI.H
\[
t \leftarrow (s5_4)_{11} || s5_{4..0}
\]
for \( i \) in \( 0 .. \) WRLEN/16-1
\[
c \leftarrow WR[ws]_{16i+15..16i} = t
\]
\[
WR[wd]_{16i+15..16i} \leftarrow c^{16}
\]
endfor

CEQI.W
\[
t \leftarrow (s5_4)_{27} || s5_{4..0}
\]
for \( i \) in \( 0 .. \) WRLEN/32-1
\[
c \leftarrow WR[ws]_{32i+31..32i} = t
\]
\[
WR[wd]_{32i+31..32i} \leftarrow c^{32}
\]
endfor

CEQI.D
\[
t \leftarrow (s5_4)_{59} || s5_{4..0}
\]
for \( i \) in \( 0 .. \) WRLEN/64-1
\[
c \leftarrow WR[ws]_{64i+63..64i} = t
\]
\[
WR[wd]_{64i+63..64i} \leftarrow c^{64}
\]
endfor
Immediate Compare Equal

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Format:  
CFCMSA
CFCMSA rd, cs

Purpose:  GPR Copy from MSA Control Register

GPR value copied from MSA control register.

Description:  rd ← signed(cs)

The sign extended content of MSA control register cs is copied to GPR rd.

Restrictions:

The read operation returns ZERO if cs specifies a reserved register or a register that does not exist.

Operation:

if cs = 0 then
    GPR[rd] ← sign_extend(MSAIR, 64)
else if cs = 1 then
    GPR[rd] ← sign_extend(MSACSR, 64)
else if MSAIRWRP = 1 then
    if cs = 2 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAAccess, 64)
    elseif cs = 3 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSASave, 64)
    elseif cs = 4 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAModify, 64)
    elseif cs = 5 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAResquest, 64)
    elseif cs = 6 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAMap, 64)
    elseif cs = 7 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        GPR[rd] ← sign_extend(MSAUnmap, 64)
    else

MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12
GPR\[rd\] = 0
endif
else
    GPR\[rd\] = 0
endif

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception. Coprocessor 0 Unusable Exception.
**Vector Compare Signed Less Than or Equal**

**Format:**
- CLE_S.B \(wd,ws,wt\)  
- CLE_S.H \(wd,ws,wt\)  
- CLE_S.W \(wd,ws,wt\)  
- CLE_S.D \(wd,ws,wt\)  

**Purpose:** Vector Compare Signed Less Than or Equal

Vector to vector compare for signed less or equal; if true all destination bits are set, otherwise clear.

**Description:**
\[wd[i] \leftarrow (ws[i] \leq wt[i])\]

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) elements are signed less than or equal to \(wt\) elements, otherwise set all bits to 0.

The operands and results are values in integer data format \(df\).

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLE_S.B (wd,ws,wt)</td>
<td></td>
</tr>
</tbody>
</table>
\[c \leftarrow WR[ws]_{8i+7..8i} \leq WR[wt]_{8i+7..8i}\]  
\[WR[wd]_{8i+7..8i} \leftarrow c^8\]  
endfor |
| CLE_S.H \(wd,ws,wt\) |  
\[c \leftarrow WR[ws]_{16i+15..16i} \leq WR[wt]_{16i+15..16i}\]  
\[WR[wd]_{16i+15..16i} \leftarrow c^{16}\]  
endfor |
| CLE_S.W \(wd,ws,wt\) |  
\[c \leftarrow WR[ws]_{32i+31..32i} \leq WR[wt]_{32i+31..32i}\]  
\[WR[wd]_{32i+31..32i} \leftarrow c^{32}\]  
endfor |
| CLE_S.D \(wd,ws,wt\) |  
\[c \leftarrow WR[ws]_{64i+63..64i} \leq WR[wt]_{64i+63..64i}\]  
\[WR[wd]_{64i+63..64i} \leftarrow c^{64}\]  
endfor |

**Exceptions:**
- Reserved Instruction Exception, MSA Disabled Exception.
Vector Compare Unsigned Less Than or Equal

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLE_U.B</td>
<td>( wd, ws, wt )</td>
</tr>
<tr>
<td>CLE_U.H</td>
<td>( wd, ws, wt )</td>
</tr>
<tr>
<td>CLE_U.W</td>
<td>( wd, ws, wt )</td>
</tr>
<tr>
<td>CLE_U.D</td>
<td>( wd, ws, wt )</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Compare Unsigned Less Than or Equal

Vector to vector compare for unsigned less or equal; if true all destination bits are set, otherwise clear.

**Description:**

\[ wd[i] \leftarrow (ws[i] \leq wt[i]) \]

Set all bits to 1 in \( wd \) elements if the corresponding \( ws \) elements are unsigned less than or equal to \( wt \) elements, otherwise set all bits to 0.

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{CLE}_U.B \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \\
c \leftarrow (0 || \text{WR}[\text{ws}]_{8i+7..8i}) \leq (0 || \text{WR}[\text{wt}]_{8i+7..8i}) \\
\text{WR}[\text{wd}]_{8i+7..8i} \leftarrow c^8 \\
\text{endfor}
\]

\[
\text{CLE}_U.H \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \\
c \leftarrow (0 || \text{WR}[\text{ws}]_{16i+15..16i}) \leq (0 || \text{WR}[\text{wt}]_{16i+15..16i}) \\
\text{WR}[\text{wd}]_{16i+15..16i} \leftarrow c^{16} \\
\text{endfor}
\]

\[
\text{CLE}_U.W \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
c \leftarrow (0 || \text{WR}[\text{ws}]_{32i+31..32i}) \leq (0 || \text{WR}[\text{wt}]_{32i+31..32i}) \\
\text{WR}[\text{wd}]_{32i+31..32i} \leftarrow c^{32} \\
\text{endfor}
\]

\[
\text{CLE}_U.D \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
c \leftarrow (0 || \text{WR}[\text{ws}]_{64i+63..64i}) \leq (0 || \text{WR}[\text{wt}]_{64i+63..64i}) \\
\text{WR}[\text{wd}]_{64i+63..64i} \leftarrow c^{64} \\
\text{endfor}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Compare Signed Less Than or Equal

Format:
CLEI_S.df
CLEI_S.B wd,ws,s5
CLEI_S.H wd,ws,s5
CLEI_S.W wd,ws,s5
CLEI_S.D wd,ws,s5

Purpose: Immediate Compare Signed Less Than or Equal
Immediate to vector compare for signed less or equal; if true all destination bits are set, otherwise clear.

Description:
wd[i] \leftarrow (ws[i] \leq s5)
Set all bits to 1 in wd elements if the corresponding ws element is less than or equal to the 5-bit signed immediate s5, otherwise set all bits to 0.
The operands and results are values in integer data format df.

Restrictions:
No data-dependent exceptions are possible.

Operation:
CLEI_S.B
\begin{align*}
t & \leftarrow (s5_4)^3 || s5_4..0 \\
& \text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \\
& c \leftarrow \text{WR}[ws]_8i+7..8i \leq t \\
& \text{WR}[wd]_8i+7..8i \leftarrow c_8 \\
& \text{endfor}
\end{align*}

CLEI_S.H
\begin{align*}
t & \leftarrow (s5_4)^11 || s5_4..0 \\
& \text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \\
& c \leftarrow \text{WR}[ws]_{16i+15}..16i \leq t \\
& \text{WR}[wd]_{16i+15}..16i \leftarrow c^{16} \\
& \text{endfor}
\end{align*}

CLEI_S.W
\begin{align*}
t & \leftarrow (s5_4)^27 || s5_4..0 \\
& \text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
& c \leftarrow \text{WR}[ws]_{32i+31}..32i \leq t \\
& \text{WR}[wd]_{32i+31}..32i \leftarrow c^{32} \\
& \text{endfor}
\end{align*}

CLEI_S.D
\begin{align*}
t & \leftarrow (s5_4)^59 || s5_4..0 \\
& \text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
& c \leftarrow \text{WR}[ws]_{64i+63}..64i \leq t \\
& \text{WR}[wd]_{64i+63}..64i \leftarrow c^{64} \\
& \text{endfor}
\end{align*}
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Compare Unsigned Less Than or Equal

Format:  
CLEI_U.df
CLEI_U.B wd,ws,u5
CLEI_U.H wd,ws,u5
CLEI_U.W wd,ws,u5
CLEI_U.D wd,ws,u5

Purpose: Immediate Compare Unsigned Less Than or Equal

Immediate to vector compare for unsigned less or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <= u5)

Set all bits to 1 in wd elements if the corresponding ws element is unsigned less than or equal to the 5-bit unsigned immediate u5, otherwise set all bits to 0.

The operands and results are values in integer data format df.

Restrictions:
No data-dependent exceptions are possible.

Operation:

CLEI_U.B
    t ← 0^3 || u5_4..0
    for i in 0 .. WRLEN/8-1
        c ← (0 || WR[ws]_{8i+7..8i}) <= (0 || t)
        WR[wd]_{8i+7..8i} ← c^8
    endfor

CLEI_U.H
    t ← 0^11 || u5_4..0
    for i in 0 .. WRLEN/16-1
        c ← (0 || WR[ws]_{16i+15..16i}) <= (0 || t)
        WR[wd]_{16i+15..16i} ← c^{16}
    endfor

CLEI_U.W
    t ← 0^27 || u5_4..0
    for i in 0 .. WRLEN/32-1
        c ← WR[ws]_{32i+31..32i} <= (0 || t)
        WR[wd]_{32i+31..32i} ← c^{32}
    endfor

CLEI_U.D
    t ← 0^59 || u5_4..0
    for i in 0 .. WRLEN/64-1
        c ← WR[ws]_{64i+63..64i} <= (0 || t)
        WR[wd]_{64i+63..64i} ← c^{64}
    endfor
Immediate Compare Unsigned Less Than or Equal

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Compare Signed Less Than

**Format:**

<table>
<thead>
<tr>
<th>CLT_S.B</th>
<th>wd, ws, wt</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLT_S.H</td>
<td>wd, ws, wt</td>
</tr>
<tr>
<td>CLT_S.W</td>
<td>wd, ws, wt</td>
</tr>
<tr>
<td>CLT_S.D</td>
<td>wd, ws, wt</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Compare Signed Less Than

Vector to vector compare for signed less than; if true all destination bits are set, otherwise clear.

**Description:**

\[
wd[i] \leftarrow (ws[i] < wt[i])
\]

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) elements are signed less than \(wt\) elements, otherwise set all bits to 0.

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**CLT_S.B**

\[
\begin{align*}
\text{for } i & \text{ in } 0 .. \text{WRLEN}/8-1 \\
\quad c & \leftarrow \text{WR}[ws]_{8i+7..8i} < \text{WR}[wt]_{8i+7..8i} \\
\quad \text{WR}[wd]_{8i+7..8i} & \leftarrow c^8
\end{align*}
\]

**CLT_S.H**

\[
\begin{align*}
\text{for } i & \text{ in } 0 .. \text{WRLEN}/16-1 \\
\quad c & \leftarrow \text{WR}[ws]_{16i+15..16i} < \text{WR}[wt]_{16i+15..16i} \\
\quad \text{WR}[wd]_{16i+15..16i} & \leftarrow c^{16}
\end{align*}
\]

**CLT_S.W**

\[
\begin{align*}
\text{for } i & \text{ in } 0 .. \text{WRLEN}/32-1 \\
\quad c & \leftarrow \text{WR}[ws]_{32i+31..32i} < \text{WR}[wt]_{32i+31..32i} \\
\quad \text{WR}[wd]_{32i+31..32i} & \leftarrow c^{32}
\end{align*}
\]

**CLT_S.D**

\[
\begin{align*}
\text{for } i & \text{ in } 0 .. \text{WRLEN}/64-1 \\
\quad c & \leftarrow \text{WR}[ws]_{64i+63..64i} < \text{WR}[wt]_{64i+63..64i} \\
\quad \text{WR}[wd]_{64i+63..64i} & \leftarrow c^{64}
\end{align*}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Compare Unsigned Less Than

**Purpose:** Vector Compare Unsigned Less Than

Vector to vector compare for unsigned less than; if true all destination bits are set, otherwise clear.

**Description:**

\[
wd[i] \leftarrow (ws[i] < wt[i])
\]

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) elements are unsigned less than \(wt\) elements, otherwise set all bits to 0.

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\begin{align*}
\text{CLT\_U.B} & \quad \text{for } i \in 0 .. \text{WRLEN/8}-1 \\
& \quad c \leftarrow (0 || \text{WR}[\text{ws}]_{8i+7..8i}) < (0 || \text{WR}[\text{wt}]_{8i+7..8i}) \\
& \quad \text{WR}[\text{wd}]_{8i+7..8i} \leftarrow c^8 \\
\end{align*}
\]

\[
\begin{align*}
\text{CLT\_U.H} & \quad \text{for } i \in 0 .. \text{WRLEN/16}-1 \\
& \quad c \leftarrow (0 || \text{WR}[\text{ws}]_{16i+15..16i}) < (0 || \text{WR}[\text{wt}]_{16i+15..16i}) \\
& \quad \text{WR}[\text{wd}]_{16i+15..16i} \leftarrow c^{16} \\
\end{align*}
\]

\[
\begin{align*}
\text{CLT\_U.W} & \quad \text{for } i \in 0 .. \text{WRLEN/32}-1 \\
& \quad c \leftarrow (0 || \text{WR}[\text{ws}]_{32i+31..32i}) < (0 || \text{WR}[\text{wt}]_{32i+31..32i}) \\
& \quad \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow c^{32} \\
\end{align*}
\]

\[
\begin{align*}
\text{CLT\_U.D} & \quad \text{for } i \in 0 .. \text{WRLEN/64}-1 \\
& \quad c \leftarrow (0 || \text{WR}[\text{ws}]_{64i+63..64i}) < (0 || \text{WR}[\text{wt}]_{64i+63..64i}) \\
& \quad \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow c^{64} \\
\end{align*}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Compare Signed Less Than

Format:
- CLTI_S.B wd,ws,s5
- CLTI_S.H wd,ws,s5
- CLTI_S.W wd,ws,s5
- CLTI_S.D wd,ws,s5

Purpose: Immediate Compare Signed Less Than
Immediate to vector compare for signed less than; if true all destination bits are set, otherwise clear.

Description:
- $wd[i] \leftarrow (ws[i] < s5)$
Set all bits to 1 in $wd$ elements if the corresponding $ws$ element is less than the 5-bit signed immediate $s5$, otherwise set all bits to 0.

The operands and results are values in integer data format $df$.

Restrictions:
No data-dependent exceptions are possible.

Operation:

- CLTI_S.B
  - $t \leftarrow (s5_4)^3 || s5_{4..0}$
  - for $i$ in $0 .. \text{WRLEN}/8-1$
    - $c \leftarrow \text{WR}[ws]_{8i+7..8i} < t$
    - $\text{WR}[wd]_{8i+7..8i} \leftarrow c_{8i}$
  - endfor

- CLTI_S.H
  - $t \leftarrow (s5_4)^{11} || s5_{4..0}$
  - for $i$ in $0 .. \text{WRLEN}/16-1$
    - $c \leftarrow \text{WR}[ws]_{16i+15..16i} < t$
    - $\text{WR}[wd]_{16i+15..16i} \leftarrow c_{16i}$
  - endfor

- CLTI_S.W
  - $t \leftarrow (s5_4)^{27} || s5_{4..0}$
  - for $i$ in $0 .. \text{WRLEN}/32-1$
    - $c \leftarrow \text{WR}[ws]_{32i+31..32i} < t$
    - $\text{WR}[wd]_{32i+31..32i} \leftarrow c_{32i}$
  - endfor

- CLTI_S.D
  - $t \leftarrow (s5_4)^{59} || s5_{4..0}$
  - for $i$ in $0 .. \text{WRLEN}/64-1$
    - $c \leftarrow \text{WR}[ws]_{64i+63..64i} < t$
    - $\text{WR}[wd]_{64i+63..64i} \leftarrow c_{64i}$
  - endfor
Immediate Compare Signed Less Than CLTI_S.df

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Compare Unsigned Less Than

**Format:**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSA</td>
<td>011110</td>
<td>011</td>
<td>df</td>
<td>u5</td>
<td>ws</td>
<td>wd</td>
<td>I5</td>
<td>000111</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Purpose:** Immediate Compare Unsigned Less Than

Immediate to vector compare for unsigned less than; if true all destination bits are set, otherwise clear.

**Description:**

\[ \text{wd}[i] \leftarrow (\text{ws}[i] < \text{u5}) \]

Set all bits to 1 in \text{wd} elements if the corresponding \text{ws} element is unsigned less than the 5-bit unsigned immediate \text{u5}, otherwise set all bits to 0.

The operands and results are values in integer data format \text{df}.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{CLTI}_U.B \quad t \leftarrow 0^3 || \text{u5}_{4..0} \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
\quad c \leftarrow (0 || \text{WR}[\text{ws}]_{8i+7..8i}) < (0 || t) \\
\quad \text{WR}[\text{wd}]_{8i+7..8i} \leftarrow c_8 \\
\text{endfor}
\]

\[
\text{CLTI}_U.H \quad t \leftarrow 0^{11} || \text{u5}_{4..0} \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
\quad c \leftarrow (0 || \text{WR}[\text{ws}]_{16i+15..16i}) < (0 || t) \\
\quad \text{WR}[\text{wd}]_{16i+15..16i} \leftarrow c_{16} \\
\text{endfor}
\]

\[
\text{CLTI}_U.W \quad t \leftarrow 0^{27} || \text{u5}_{4..0} \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
\quad c \leftarrow \text{WR}[\text{ws}]_{32i+31..32i} < (0 || t) \\
\quad \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow c_{32} \\
\text{endfor}
\]

\[
\text{CLTI}_U.D \quad t \leftarrow 0^{59} || \text{u5}_{4..0} \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
\quad c \leftarrow \text{WR}[\text{ws}]_{64i+63..64i} < (0 || t) \\
\quad \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow c_{64} \\
\text{endfor}
\]
Immediate Compare Unsigned Less Than

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
## Element Copy to GPR Signed

### Format:

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>COPY_S.B rd,ws[n]</td>
<td>MSA</td>
</tr>
<tr>
<td>COPY_S.H rd,ws[n]</td>
<td>MSA</td>
</tr>
<tr>
<td>COPY_S.W rd,ws[n]</td>
<td>MSA</td>
</tr>
<tr>
<td>COPY_S.D rd,ws[n]</td>
<td>MIPS64 MSA</td>
</tr>
</tbody>
</table>

### Purpose:
Element Copy to GPR Signed

Element value sign extended and copied to GPR.

### Description:
\( \text{rd} \leftarrow \text{signed}(\text{ws}\[n\]) \)

Sign-extend element \( n \) of vector \( \text{ws} \) and copy the result to GPR \( \text{rd} \).

### Restrictions:
No data-dependent exceptions are possible.

### Operation:

\[
\begin{align*}
\text{COPY}_S.B & \\
\text{GPR}[\text{rd}] & \leftarrow \text{signExtend}(\text{WR}[\text{ws}]_{8n+7..8n}, 64)
\end{align*}
\]

\[
\begin{align*}
\text{COPY}_S.H & \\
\text{GPR}[\text{rd}] & \leftarrow \text{signExtend}(\text{WR}[\text{ws}]_{16n+15..16n}, 64)
\end{align*}
\]

\[
\begin{align*}
\text{COPY}_S.W & \\
\text{GPR}[\text{rd}] & \leftarrow \text{signExtend}(\text{WR}[\text{ws}]_{32n+31..32n}, 64)
\end{align*}
\]

\[
\begin{align*}
\text{COPY}_S.D & \\
\text{GPR}[\text{rd}] & \leftarrow \text{WR}[\text{ws}]_{64n+63..64n}
\end{align*}
\]

\[
\begin{align*}
\text{function signExtend}(\text{tt}, \text{n}) & \\
\text{return (tt}_{\text{n}-1} & \text{GPRLEN-n} || \text{tt}_{\text{n}-1..0})
\end{align*}
\]

### Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Element Copy to GPR Unsigned

Purpose: Element Copy to GPR Unsigned

Element value zero extended and copied to GPR.

Description: \( rd \leftarrow \text{unsigned}(ws[n]) \)

Zero-extend element \( n \) of vector \( ws \) and copy the result to GPR \( rd \).

Restrictions:

No data-dependent exceptions are possible.

Operation:

\[
\begin{align*}
\text{COPY}_U.B & \quad GPR[rd] \leftarrow \text{zero_extend}(\text{WR}[ws]_{8n+7..8n}, 64)) \\
\text{COPY}_U.H & \quad GPR[rd] \leftarrow \text{zero_extend}(\text{WR}[ws]_{16n+15..16n}, 64)) \\
\text{COPY}_U.W & \quad GPR[rd] \leftarrow \text{zero_extend}(\text{WR}[ws]_{32n+31..32n}, 64))
\end{align*}
\]

\( \text{function} \ \text{zero\_extend}(tt, n) \)
\( \quad \text{return} \ 0^\text{ELEN\_n} \ | | t_{n-1..0} \)
\( \text{endfunction} \ \text{zero\_extend} \)

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
GPR Copy to MSA Control Register

**Format:**

```plaintext
CTCMSA
cd, rs
```

**Purpose:** GPR Copy to MSA Control Register

GPR value copied to MSA control register.

**Description:**

```plaintext
cd ← rs
```

The content of the least significant 31 bits of GPR `rs` is copied to MSA control register `cd`.

Writing to the MSA Control and Status Register `MSACSR` causes the appropriate exception if any Cause bit and its corresponding Enable bit are both set. The register is written before the exception occurs and the EPC register contains the address of the CTCMSA instruction.

**Restrictions:**

The write attempt is IGNORED if `cd` specifies a reserved register or a register that does not exist or is not writable.

**Operation:**

```plaintext
if cd = 1 then
    MSACSR ← GPR[rs]31..0
    if MSACSRCause and (1 || MSACSREnables) ≠ 0 then
        SignalException(MSAFloatingPointException)
    endif
elseif MSAIRWRP = 1 then
    if cd = 3 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        MSASave ← GPR[rs]31..0
    elseif cd = 4 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        MSAModify ← GPR[rs]31..0
    elseif cd = 6 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        MSAMap ← GPR[rs]31..0
    elseif cd = 7 then
        if not IsCoprocessorEnabled(0) then
            SignalException(CoprocessorUnusableException, 0)
        endif
        MSAUnmap ← GPR[rs]31..0
    endif
endif
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception. Coprocessor 0 Unusable
Exception.
**Vector Signed Divide**

**DIV_S.df**

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
<th>MSA</th>
</tr>
</thead>
<tbody>
<tr>
<td>DIV_S.B</td>
<td>wd,ws,wt</td>
<td></td>
</tr>
<tr>
<td>DIV_S.H</td>
<td>wd,ws,wt</td>
<td></td>
</tr>
<tr>
<td>DIV_S.W</td>
<td>wd,ws,wt</td>
<td></td>
</tr>
<tr>
<td>DIV_S.D</td>
<td>wd,ws,wt</td>
<td></td>
</tr>
</tbody>
</table>

**Purpose:** Vector Signed Divide

Vector signed divide.

**Description:**

\[ wd[i] \leftarrow ws[i] \div wt[i] \]

The signed integer elements in vector \( ws \) are divided by signed integer elements in vector \( wt \). The result is written to vector \( wd \). If a divisor element vector \( wt \) is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**DIV_S.B**

\[
\text{for } i \in 0 .. \text{WRLEN}/8-1 \\
\quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{WR}[ws]_{8i+7..8i} \div \text{WR}[wt]_{8i+7..8i}
\]

**DIV_S.H**

\[
\text{for } i \in 0 .. \text{WRLEN}/16-1 \\
\quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{WR}[ws]_{16i+15..16i} \div \text{WR}[wt]_{16i+15..16i}
\]

**DIV_S.W**

\[
\text{for } i \in 0 .. \text{WRLEN}/32-1 \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{WR}[ws]_{32i+31..32i} \div \text{WR}[wt]_{32i+31..32i}
\]

**DIV_S.D**

\[
\text{for } i \in 0 .. \text{WRLEN}/64-1 \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{WR}[ws]_{64i+63..64i} \div \text{WR}[wt]_{64i+63..64i}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Divide

**Format:**

- `DIV_U.B wd,ws,wt`
- `DIV_U.H wd,ws,wt`
- `DIV_U.W wd,ws,wt`
- `DIV_U.D wd,ws,wt`

**Purpose:** Vector Unsigned Divide

Vector unsigned divide.

**Description:**

\[
wd[i] \leftarrow ws[i] \text{ udiv } wt[i]
\]

The unsigned integer elements in vector `ws` are divided by unsigned integer elements in vector `wt`. The result is written to vector `wd`. If a divisor element vector `wt` is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- `DIV_U.B` for `i` in `0 .. WRLEN/8-1`
  
  \[
  WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8i+7..8i} \text{ udiv } WR[wt]_{8i+7..8i}
  \]
  
  endfor

- `DIV_U.H` for `i` in `0 .. WRLEN/16-1`
  
  \[
  WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16i+15..16i} \text{ udiv } WR[wt]_{16i+15..16i}
  \]
  
  endfor

- `DIV_U.W` for `i` in `0 .. WRLEN/32-1`
  
  \[
  WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32i+31..32i} \text{ udiv } WR[wt]_{32i+31..32i}
  \]
  
  endfor

- `DIV_U.D` for `i` in `0 .. WRLEN/64-1`
  
  \[
  WR[wd]_{64i+63..64i} \leftarrow WR[ws]_{64i+63..64i} \text{ udiv } WR[wt]_{64i+63..64i}
  \]
  
  endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Doubleword Left Shift Add

Format: DLSA

DLSA rd, rs, rt, sa

Purpose: Doubleword Left Shift Add

To left-shift a doubleword by a fixed number of bits and add the result to another doubleword.

Description: GPR[rd] ← (GPR[rs] << (sa + 1)) + GPR[rt]

The 64-bit doubleword value in GPR rs is shifted left, inserting zeros into the emptied bits; the 64-bit doubleword result is added to the 64-bit value in GPR rt and the 64-bit arithmetic result is placed into GPR rd.

No Integer Overflow exception occurs under any circumstances.

Restrictions:

A Reserved Instruction Exception is signaled if access to 64-bit operations is not enabled or MSA implementation is not present.

Operation:

if Are64bitOperationsEnabled() and Config3MSA = 1 then
    s ← sa + 1
    temp ← (GPR[rs](63-s) .. 0 || 0^s) + GPR[rt]
    GPR[rd] ← temp63..0
else
    SignalException(ReservedInstruction)
endif

Exceptions:

Reserved Instruction Exception.
Vector Signed Dot Product

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>MSA</th>
</tr>
</thead>
<tbody>
<tr>
<td>DOTP_S.H wd,ws,wt</td>
<td>MSA</td>
</tr>
<tr>
<td>DOTP_S.W wd,ws,wt</td>
<td>MSA</td>
</tr>
<tr>
<td>DOTP_S.D wd,ws,wt</td>
<td>MSA</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Signed Dot Product

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) to double width elements.

**Description:**

\[(wd[2i+1], wd[2i]) \leftarrow \text{signed}(ws[2i+1]) \times \text{signed}(wt[2i+1]) + \text{signed}(ws[2i]) \times \text{signed}(wt[2i])\]

The signed integer elements in vector \(wt\) are multiplied by signed integer elements in vector \(ws\) producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added and stored to the destination.

The operands are values in integer data format half the size of \(df\). The results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{function mulx_s(ts, tt, n)}
\]

\[
s \leftarrow (ts_{n-1})^n || ts_{n-0}
\]

\[
t \leftarrow (tt_{n-1})^n || tt_{n-0}
\]

\[
p \leftarrow s \times t
\]

\[
\text{return } p_{2n-1.0}
\]

\[
\text{endfunction mulx_s}
\]

\[
\text{function dotp_s(ts, tt, n)}
\]

\[
p_{1} \leftarrow \text{mulx_s(ts_{2n-1}..n, tt_{2n-1}..n, n)}
\]

\[
p_{0} \leftarrow \text{mulx_s(ts_{n-1}..0, tt_{n-1}..0, n)}
\]

\[
p \leftarrow p_{1} + p_{0}
\]

\[
\text{return } p_{2n-1.0}
\]

\[
\text{endfunction dotp_s}
\]
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
**Vector Unsigned Dot Product**

**Format:**

- DOTP_U.H \( wd,ws,wt \)
- DOTP_U.W \( wd,ws,wt \)
- DOTP_U.D \( wd,ws,wt \)

**Purpose:** Vector Unsigned Dot Product

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) to double width elements.

**Description:**

\[(wd[2i+1], \ wd[2i]) \leftarrow \text{unsigned}(ws[2i+1]) \times \text{unsigned}(wt[2i+1]) \ + \ \text{unsigned}(ws[2i]) \times \text{unsigned}(wt[2i])\]

The unsigned integer elements in vector \( wt \) are multiplied by unsigned integer elements in vector \( ws \) producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added and stored to the destination.

The operands are values in integer data format half the size of \( df \). The results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- DOTP_U.H
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN/16-1} \\
  \text{WR}[wd]_{16i+15..16i} \leftarrow \text{dotp}_u(\text{WR}[ws]_{16i+15..16i}, \ \text{WR}[wt]_{16i+15..16i}, 8) \\
  \text{endfor}
  \]

- DOTP_U.W
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN/32-1} \\
  \text{WR}[wd]_{32i+31..32i} \leftarrow \text{dotp}_u(\text{WR}[ws]_{32i+31..32i}, \ \text{WR}[wt]_{32i+31..32i}, 16) \\
  \text{endfor}
  \]

- DOTP_U.D
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN/64-1} \\
  \text{WR}[wd]_{64i+63..64i} \leftarrow \text{dotp}_u(\text{WR}[ws]_{64i+63..64i}, \ \text{WR}[wt]_{64i+63..64i}, 32) \\
  \text{endfor}
  \]

**Function Definitions:**

- function mulx_u(ts, tt, n)
  
  \[
  s \leftarrow 0^n \ | \ ts_{n-1..0} \\
  t \leftarrow 0^n \ | \ tt_{n-1..0} \\
  p \leftarrow s \times t \\
  \text{return } p_{2n-1..0}
  \]

- endfunction mulx_s

- function dotp_u(ts, tt, n)
  
  \[
  p1 \leftarrow \text{mulx}_u(ts_{2n-1..n}, \ tt_{2n-1..n}, \ n) \\
  p0 \leftarrow \text{mulx}_u(ts_{n-1..0}, \ tt_{n-1..0}, \ n) \\
  p \leftarrow p1 + p0 \\
  \text{return } p_{2n-1..0}
  \]

- endfunction dotp_u
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Signed Dot Product and Add

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>DPADD_S.H</td>
<td>wd,ws,wt</td>
</tr>
<tr>
<td>DPADD_S.W</td>
<td>wd,ws,wt</td>
</tr>
<tr>
<td>DPADD_S.D</td>
<td>wd,ws,wt</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Signed Dot Product and Add

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) and add to double width elements.

**Description:**

\[(wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) + \text{signed}(ws[2i+1]) \times \text{signed}(wt[2i+1]) + \text{signed}(ws[2i]) \times \text{signed}(wt[2i])\]

The signed integer elements in vector \(wt\) are multiplied by signed integer elements in vector \(ws\) producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added to the integer elements in vector \(wd\).

The operands are values in integer data format half the size of \(df\). The results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
function mulx_s(ts, tt, n)
    s ← (ts[n-1]) || ts[n-1..0]
    t ← (tt[n-1]) || tt[n-1..0]
    p ← s * t
    return p2n-1..0
endfunction mulx_s

function dotp_s(ts, tt, n)
    p1 ← mulx_s(ts2n-1..n, tt2n-1..n, n)
    p0 ← mulx_s(ts0..n, tt0..n, n)
endfunction dotp_s
```

```
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[wd]16i+15..16i + dotp_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
endfor

for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[wd]32i+31..32i + dotp_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
endfor

for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[wd]64i+63..64i + dotp_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
endfor
```
p ← p1 + p0  
return P2n-1..0
endfunction dotp_s

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Dot Product and Add

**Format:**

```
DPADD_U.df
DPADD_U.H wd,ws,wt  MSA
DPADD_U.W wd,ws,wt  MSA
DPADD_U.D wd,ws,wt  MSA
```

**Purpose:** Vector Unsigned Dot Product and Add

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) and add to double width results.

**Description:**

\[(wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) + \text{unsigned}(ws[2i+1]) \ast \text{unsigned}(wt[2i+1]) + \text{unsigned}(ws[2i]) \ast \text{unsigned}(wt[2i])\]

The unsigned integer elements in vector \(wt\) are multiplied by unsigned integer elements in vector \(ws\) producing a result twice the size of the input operands. The multiplication results of adjacent odd/even elements are added to the integer elements in vector \(wd\).

The operands are values in integer data format half the size of \(df\). The results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
DPADD_U.H
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow
    WR[wd]_{16i+15..16i} + \text{dotp_u}(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
endfor

DPADD_U.W
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow
    WR[wd]_{32i+31..32i} + \text{dotp_u}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
endfor

DPADD_U.D
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow
    WR[wd]_{64i+63..64i} + \text{dotp_u}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
endfor
```

```
function \text{mulx_u}(ts, tt, n)
    s \leftarrow 0^n || ts_{n-1..0}
    t \leftarrow 0^n || tt_{n-1..0}
    p \leftarrow s \ast t
    return p_{2n-1..0}
endfunction
```

```
function \text{dotp_u}(ts, tt, n)
    p1 \leftarrow \text{mulx_u}(ts_{2n-1..n}, tt_{2n-1..n}, n)
    p0 \leftarrow \text{mulx_u}(ts_{n-1..0}, tt_{n-1..0}, n)
```

<table>
<thead>
<tr>
<th>MSA</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3R</th>
</tr>
</thead>
<tbody>
<tr>
<td>011110</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>010011</td>
</tr>
</tbody>
</table>

MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12 150
p ← p1 + p0
return p_{n-1..0}
endfunction dotp_u

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Signed Dot Product and Subtract

**Format:**

DPSUB_S.df

<table>
<thead>
<tr>
<th>Format</th>
<th>MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12</th>
</tr>
</thead>
<tbody>
<tr>
<td>DPSUB_S.H</td>
<td>wd, ws, wt</td>
</tr>
<tr>
<td>DPSUB_S.W</td>
<td>wd, ws, wt</td>
</tr>
<tr>
<td>DPSUB_S.D</td>
<td>wd, ws, wt</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Signed Dot Product and Subtract

Vector signed dot product (multiply and then pairwise add the adjacent multiplication results) and subtract from double width elements.

**Description:**

\[(wd[2i+1], wd[2i]) \leftarrow (wd[2i+1], wd[2i]) - (\text{signed}(ws[2i+1]) \times \text{signed}(wt[2i+1])) + (\text{signed}(ws[2i]) \times \text{signed}(wt[2i]))\]

The signed integer elements in vector \(wt\) are multiplied by signed integer elements in vector \(ws\) producing a signed result twice the size of the input operands. The sum of multiplication results of adjacent odd/even elements is subtracted from the integer elements in vector \(wd\) to a signed result.

The operands are values in integer data format half the size of \(df\). The results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

For \(i\) in 0..WRLEN/16-1:

\[WR[wd]_{16i+15..16i} \leftarrow \text{dotp}_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+16i}, 8)\]

Endfor

For \(i\) in 0..WRLEN/32-1:

\[WR[wd]_{32i+31..32i} \leftarrow \text{dotp}_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+32i}, 16)\]

Endfor

For \(i\) in 0..WRLEN/64-1:

\[WR[wd]_{64i+63..64i} \leftarrow \text{dotp}_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+64i}, 32)\]

Endfor

Function \text{mulx}_s(ts, tt, n):

\[s \leftarrow (ts_{n-1})^n || ts_{n-1..0}\]

\[t \leftarrow (tt_{n-1})^n || tt_{n-1..0}\]

\[p \leftarrow s \times t\]

Return \(p_{2n-1..0}\)

Endfunction \text{mulx}_s

Function \text{dotp}_s(ts, tt, n):

\[p1 \leftarrow \text{mulx}_s(ts_{2n-1..n}, tt_{2n-1..n}, n)\]

\[p0 \leftarrow \text{mulx}_s(ts_{n-1..0}, tt_{n-1..0}, n)\]
p ← p1 + p0
return p_{2n-1..0}
endfunction dotp_s

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Format:  DPSUB_U.df
DPSUB_U.H wd,ws,wt                      MSA
DPSUB_U.W wd,ws,wt                      MSA
DPSUB_U.D wd,ws,wt                      MSA

Purpose:  Vector Unsigned Dot Product and Subtract

Vector unsigned dot product (multiply and then pairwise add the adjacent multiplication results) and subtract from double width elements.

Description:  
\[(wd[2i+1], \text{wd}[2i]) \leftarrow (wd[2i+1], \text{wd}[2i]) - (\text{unsigned}(ws[2i+1]) \times \text{unsigned}(wt[2i+1]) + \text{unsigned}(ws[2i]) \times \text{unsigned}(wt[2i]))\]

The unsigned integer elements in vector \(\text{wt}\) are multiplied by unsigned integer elements in vector \(\text{ws}\) producing a positive, unsigned result twice the size of the input operands. The sum of multiplication results of adjacent odd/even elements is subtracted from the integer elements in vector \(\text{wd}\) to a signed result.

The operands are values in integer data format half the size of \(df\). The results are values in integer data format \(df\).

Restrictions:
No data-dependent exceptions are possible.

Operation:

```plaintext
DPSUB_U.H
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow WR[wd]_{16i+15..16i} - \text{dotp}_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
endfor

DPSUB_U.W
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow WR[wd]_{32i+31..32i} - \text{dotp}_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
endfor

DPSUB_U.D
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow WR[wd]_{64i+63..64i} - \text{dotp}_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
endfor
```

```plaintext
function \text{mulx}_u(ts, tt, n)
    s \leftarrow 0^n || ts_{n-1..0}
    t \leftarrow 0^n || tt_{n-1..0}
    p \leftarrow s \times t
    return p_{2n-1..0}
endfunction \text{mulx}_s

function \text{dotp}_u(ts, tt, n)
    p1 \leftarrow \text{mulx}_u(ts_{2n-1..n}, tt_{2n-1..n}, n)
    p0 \leftarrow \text{mulx}_u(ts_{n-1..0}, tt_{n-1..0}, n)
```
p ← p1 + p0
return p_{n-1..0}
endfunction dotp_u

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Floating-Point Addition

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FADD.df</td>
<td>Vector Floating-Point Addition</td>
</tr>
</tbody>
</table>

**Purpose:**

Vector floating-point addition.

**Description:**

\[ wd[i] \leftarrow ws[i] + wt[i] \]

The floating-point elements in vector \( wt \) are added to the floating-point elements in vector \( ws \). The result is written to vector \( wd \).

The add operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\(^\text{TM-}2008\).

The operands and results are values in floating-point data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\(^\text{TM-}2008\).

**Operation:**

\[
\text{FADD.W} \\
\text{for } i \text{ in } 0 .. \text{WRLEN/32}-1 \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{AddFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
\text{endfor} \\
\]

\[
\text{FADD.D} \\
\text{for } i \text{ in } 0 .. \text{WRLEN/64}-1 \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{AddFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
\text{endfor} \\
\]

function AddFP(tt, ts, n)  
  /* Implementation defined add operation. */  
endfunction

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
### Format: FCAF.df

FCAF.W wd,ws,wt
FCAF.D wd,ws,wt

### Purpose: Vector Floating-Point Quiet Compare Always False

Vector to vector floating-point quiet compare always false; all destination bits are clear.

### Description:

\[
\text{wd}[i] \leftarrow \text{quietFalse}(\text{ws}[i], \text{wt}[i])
\]

Set all bits to 0 in \(\text{wd}\) elements. Signaling NaN elements in \(\text{ws}\) or \(\text{wt}\) signal Invalid Operation exception.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \(\text{MSACSR}\). In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format \(\text{df}\). The results are values in integer data format \(\text{df}\).

### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

### Operation:

\[
\begin{align*}
\text{FCAF.W} & \quad \text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
& \quad \text{WR[wd]}_{32i+31..32i} \leftarrow \text{QuietFALSE(\text{WR[ws]}_{32i+31..32i}, \text{WR[wt]}_{32i+31..32i}, 32)} \\
\end{align*}
\]

\[
\begin{align*}
\text{FCAF.D} & \quad \text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
& \quad \text{WR[wd]}_{64i+63..64i} \leftarrow \text{QuietFALSE(\text{WR[ws]}_{64i+63..64i}, \text{WR[wt]}_{64i+63..64i}, 64)} \\
\end{align*}
\]

\[
\begin{align*}
\text{function QuietFALSE(tt, ts, n)} \quad & \quad /* \text{Implementation defined signaling NaN test} */ \\
& \quad \text{return 0} \\
\end{align*}
\]

### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Quiet Compare Equal

**Format:**
FCEQ.df
FCEQ.W \( wd, ws, wt \)  
FCEQ.D \( wd, ws, wt \)  

**Purpose:** Vector Floating-Point Quiet Compare Equal  
Vector to vector floating-point quiet compare for equality; if true all destination bits are set, otherwise clear.

**Description:**
\( \text{wd}[i] \leftarrow (\text{ws}[i] = (\text{quiet}) \text{wt}[i]) \)

Set all bits to 1 in \( \text{wd} \) elements if the corresponding \( \text{ws} \) and \( \text{wt} \) floating-point elements are ordered and equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \( \text{MSACSR} \). In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format \( df \). The results are values in integer data format \( df \).

**Restrictions:**
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

\[
\text{FCEQ.W} \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN/32}-1 \\
\quad c \leftarrow \text{EqualFP}(\text{WR}[\text{ws}]_{32i+31..32i}, \text{WR}[\text{wt}]_{32i+31..32i}, 32) \\
\quad \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow c^{32} \\
\text{endfor} \\
\text{FCEQ.D} \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN/64}-1 \\
\quad c \leftarrow \text{EqualFP}(\text{WR}[\text{ws}]_{64i+63..64i}, \text{WR}[\text{wt}]_{64i+63..64i}, 64) \\
\quad \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow c^{64} \\
\text{endfor} \\
\]

function EqualFP(tt, ts, n)  
/* Implementation defined quiet equal compare operation. */  
endfunction EqualFP

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Class Mask

Format:
FCLASS.df
FCLASS.W wd,ws
FCLASS.D wd,ws

Purpose: Vector Floating-Point Class Mask
Vector floating-point class shown as a bit mask for Zero, Negative, Infinite, Subnormal, Quiet NaN, or Signaling NaN.

Description: \(wd[i] \leftarrow \text{class}(ws[i])\)
Store in each element of vector \(wd\) a bit mask reflecting the floating-point class of the corresponding element of vector \(ws\).

The mask has 10 bits as follows. Bits 0 and 1 indicate NaN values: signaling NaN (bit 0) and quiet NaN (bit 1). Bits 2, 3, 4, 5 classify negative values: infinity (bit 2), normal (bit 3), subnormal (bit 4), and zero (bit 5). Bits 6, 7, 8, 9 classify positive values: infinity (bit 6), normal (bit 7), subnormal (bit 8), and zero (bit 9).

The input values and generated bit masks are not affected by the flush-to-zero bit FS in MSA Control and Status Register MSACSR.

The operands are values in floating-point data format \(df\). The results are values in integer data format \(df\).

Restrictions:
No data-dependent exceptions are possible.

Operation:
FCLASS.W
for i in 0 .. WRLEN/32-1
  c \leftarrow \text{ClassFP}(\text{WR}[ws]_{32i+31..32i}, 32)
  \text{WR}[wd]_{32i+31..32i} \leftarrow 0^{32} || c_{9..0}
endfor

FCLASS.D
for i in 0 .. WRLEN/64-1
  c \leftarrow \text{ClassFP}(\text{WR}[ws]_{64i+63..64i}, 64)
  \text{WR}[wd]_{64i+63..64i} \leftarrow 0^{64} || c_{9..0}
endfor

function ClassFP(tt, n)
  /* Implementation defined class operation. */
  endfunction ClassFP

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Format: FCLE.df
FCLE.W wd,ws,wt
FCLE.D wd,ws,wt

Purpose: Vector Floating-Point Quiet Compare Less or Equal

Vector to vector floating-point quiet compare for less than or equal; if true all destination bits are set, otherwise clear.

Description: wd[i] ← (ws[i] <=(quiet) wt[i])

Set all bits to 1 in wd elements if the corresponding ws floating-point elements are ordered and either less than or equal to wt floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

Operation:

FCLE.W
for i in 0 .. WRLEN/32-1
    c ← LessFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    d ← EqualFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← (c | d)32
endfor

FCLE.D
for i in 0 .. WRLEN/64-1
    c ← LessFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    d ← EqualFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← (c | d)64
endfor

function LessThanFP(tt, ts, n)
    /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP

function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Quiet Compare Less Than

**Format:**

FCLT.W | wd, ws, wt
---|---
FCLT.D | wd, ws, wt

**Purpose:** Vector Floating-Point Quiet Compare Less Than
Vector to vector floating-point quiet compare for less than; if true all destination bits are set, otherwise clear.

**Description:**

\[ wd[i] \leftarrow (ws[i] < (\text{quiet}) wt[i]) \]

Set all bits to 1 in \( wd \) elements if the corresponding \( ws \) floating-point elements are ordered and less than \( wt \) floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

**Operation:**

FCLT.W

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1
\]

\[ c \leftarrow \text{LessFP}(\text{WR}[ws][32i+31..32i], \text{WR}[wt][32i+31..32i], 32) \]

\[ \text{WR}[wd][32i+31..32i] \leftarrow c^{32} \]

endfor

FCLT.D

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1
\]

\[ c \leftarrow \text{LessFP}(\text{WR}[ws][64i+63..64i], \text{WR}[wt][64i+63..64i], 64) \]

\[ \text{WR}[wd][64i+63..64i] \leftarrow c^{64} \]

endfor

function LessThanFP(tt, ts, n)

\[ /* \text{Implementation defined quiet less than compare operation.} */ \]

endfunction

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Quiet Compare Not Equal

**Format:**

- FCNE.W \(wd, ws, wt\)  
- FCNE.D \(wd, ws, wt\)

**Purpose:** Vector Floating-Point Quiet Compare Not Equal

Vector to vector floating-point quiet compare for not equal; if true all destination bits are set, otherwise clear.

**Description:**

\[ wd[i] \leftarrow (ws[i] \neq \text{(quiet)} wt[i]) \]

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) and \(wt\) floating-point elements are ordered and not equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \(MSACSR\). In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format \(df\). The results are values in integer data format \(df\).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

- FCNE.W
  ```
  for i in 0 .. WRLEN/32-1
    c \leftarrow \text{NotEqualFP}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    WR[wd]_{32i+31..32i} \leftarrow c_{32}
  endfor
  ```

- FCNE.D
  ```
  for i in 0 .. WRLEN/64-1
    c \leftarrow \text{NotEqualFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    WR[wd]_{64i+63..64i} \leftarrow c_{64}
  endfor
  ```

  function NotEqualFP(tt, ts, n)  
  /* Implementation defined quiet not equal compare operation. */
  endfunction NotEqualFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Quiet Compare Ordered

**Format:**
- FCOR.W \(wd, ws, wt\)
- FCOR.D \(wd, ws, wt\)

**Purpose:** Vector Floating-Point Quiet Compare Ordered
Vector to vector floating-point quiet compare ordered; if true all destination bits are set, otherwise clear.

**Description:**
- \(wd[i] \leftarrow ws[i] \neq \text{NaN} \land wt[i] \neq \text{NaN}\)
- Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) and \(wt\) floating-point elements are ordered, i.e. both elements are not NaN values, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \(MSACSR\). In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format \(df\). The results are values in integer data format \(df\).

**Restrictions:**
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**
- FCOR.W
  ```
  for i in 0 .. WRLEN/32-1
    c \leftarrow OrderedFP(WR[ws][32i+31..32i], WR[wt][32i+31..32i], 32)
    WR[wd][32i+31..32i] \leftarrow c^2
  endfor
  ```
- FCOR.D
  ```
  for i in 0 .. WRLEN/64-1
    c \leftarrow OrderedFP(WR[ws][64i+63..64i], WR[wt][64i+63..64i], 64)
    WR[wd][64i+63..64i] \leftarrow c^4
  endfor
  ```

  function OrderedFP(tt, ts, n)
  /* Implementation defined quiet ordered compare operation. */
  endfunction

**Exceptions:**
- Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Quiet Compare Unordered or Equal

**Format:**

FCUEQ.W \( \text{wd}, \text{ws}, \text{wt} \)

FCUEQ.D \( \text{wd}, \text{ws}, \text{wt} \)

**Purpose:**

Vector Floating-Point Quiet Compare Unordered or Equal

Vector to vector floating-point quiet compare for unordered or equality; if true all destination bits are set, otherwise clear.

**Description:**

\( \text{wd}[i] \leftarrow (\text{ws}[i] =? (\text{quiet}) \text{wt}[i]) \)

Set all bits to 1 in \( \text{wd} \) elements if the corresponding \( \text{ws} \) and \( \text{wt} \) floating-point elements are unordered or equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \( \text{MSACSR} \). In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format \( \text{df} \). The results are values in integer data format \( \text{df} \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

For \( i \) in 0 .. \( \text{WRLEN}/32 - 1 \)

\[
\begin{align*}
\text{c} & \leftarrow \text{UnorderedFP}(\text{WR}[\text{ws}]_{32i+31}..32i, \text{WR}[\text{wt}]_{32i+31}..32i, 32) \\
\text{d} & \leftarrow \text{EqualFP}(\text{WR}[\text{ws}]_{32i+31}..32i, \text{WR}[\text{wt}]_{32i+31}..32i, 32) \\
\text{WR}[\text{wd}]_{32i+31}..32i & \leftarrow (\text{c} | \text{d})^{32}
\end{align*}
\]

For \( i \) in 0 .. \( \text{WRLEN}/64 - 1 \)

\[
\begin{align*}
\text{c} & \leftarrow \text{UnorderedFP}(\text{WR}[\text{ws}]_{64i+63}..64i, \text{WR}[\text{wt}]_{64i+63}..64i, 64) \\
\text{d} & \leftarrow \text{EqualFP}(\text{WR}[\text{ws}]_{64i+63}..64i, \text{WR}[\text{wt}]_{64i+63}..64i, 64) \\
\text{WR}[\text{wd}]_{64i+63}..64i & \leftarrow (\text{c} | \text{d})^{64}
\end{align*}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
### Vector Floating-Point Quiet Compare Unordered or Less or Equal

**Format:**

FCULE.\(W\ \)wd,ws,wt  
FCULE.\(D\ \)wd,ws,wt

**Purpose:** Vector Floating-Point Quiet Compare Unordered or Less or Equal  

Vector to vector floating-point quiet compare for unordered or less than or equal; if true all destination bits are set, otherwise clear.

**Description:** \(wd[i] \leftarrow (ws[i] \leq?(\text{quiet}) \ wt[i])\)  

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) floating-point elements are unordered or less than or equal to \(wt\) floating-point elements, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\(^{TM}\text{-2008}\.\) The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \(MSACSR\.\) In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format \(df\.\) The results are values in integer data format \(df\.\)

**Restrictions:**  
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\(^{TM}\text{-2008}\.\)

**Operation:**

```
function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
```

```
function LessThanFP(tt, ts, n)
    /* Implementation defined quiet less than compare operation. */
endfunction LessThanFP
```
function EqualFP(tt, ts, n)
    /* Implementation defined quiet equal compare operation. */
endfunction EqualFP

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Quiet Compare Unordered or Less Than  

**Format:**  
FCULT.df  
FCULT.W \(wd, ws, wt\)  
FCULT.D \(wd, ws, wt\)  

**Purpose:** Vector Floating-Point Quiet Compare Unordered or Less Than  
Vector to vector floating-point quiet compare for unordered or less than; if true all destination bits are set, otherwise clear.  

**Description:** \(wd[i] \leftarrow (ws[i] \lt{(quiet)} wt[i])\)  
Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) floating-point elements are unordered or less than \(wt\) floating-point elements, otherwise set all bits to 0.  
The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.  
The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \(MSACSR\). In case of a floating-point exception, the default result has all bits set to 1.  
The operands are values in floating-point data format \(df\). The results are values in integer data format \(df\).  

**Restrictions:**  
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.  

**Operation:**  

**FCULT.W**  
for \(i\) in 0 .. \(WRLEN/32-1\)  
\(c \leftarrow \text{UnorderedFP}(\text{VR}[ws]_{32i+31..32i}, \text{VR}[wt]_{32i+31..32i}, 32)\)  
\(d \leftarrow \text{LessFP}(\text{VR}[ws]_{32i+31..32i}, \text{VR}[wt]_{32i+31..32i}, 32)\)  
\(\text{VR}[wd]_{32i+31..32i} \leftarrow (c | d)^2\)  
endfor  

**FCULT.D**  
for \(i\) in 0 .. \(WRLEN/64-1\)  
\(c \leftarrow \text{LessFP}(\text{VR}[ws]_{64i+63..64i}, \text{VR}[wt]_{64i+63..64i}, 64)\)  
\(d \leftarrow \text{UnorderedFP}(\text{VR}[ws]_{64i+63..64i}, \text{VR}[wt]_{64i+63..64i}, 64)\)  
\(\text{VR}[wd]_{64i+63..64i} \leftarrow c^64\)  
endfor  

function \text{UnorderedFP}(tt, ts, n)  
/* Implementation defined quiet unordered compare operation. */  
endfunction \text{UnorderedFP}  

function \text{LessThanFP}(tt, ts, n)  
/* Implementation defined quiet less than compare operation. */  
endfunction \text{LessThanFP}  

**Exceptions:**  
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Quiet Compare Unordered

**Format:**

<table>
<thead>
<tr>
<th>MSA</th>
<th>011110</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3RF</th>
<th>011010</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>4</td>
<td>1</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td></td>
</tr>
</tbody>
</table>

**Purpose:** Vector Floating-Point Quiet Compare Unordered
Vector to vector floating-point quiet compare unordered; if true all destination bits are set, otherwise clear.

**Description:**

\[ wd[i] \leftarrow (ws[i] ?\text{(quiet)} wt[i]) \]

Set all bits to 1 in \( wd \) elements if the corresponding \( ws \) and \( wt \) floating-point elements are unordered, i.e. at least one element is a NaN value, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008. The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format \( df \). The results are values in integer data format \( df \).

**Restrictions:**
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

```plaintext
FCUN.W
for i in 0 .. WRLEN/32-1
    c \leftarrow \text{UnorderedFP}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    WR[wd]_{32i+31..32i} \leftarrow c_{32}
endfor

FCUN.D
for i in 0 .. WRLEN/64-1
    c \leftarrow \text{UnorderedFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    WR[wd]_{64i+63..64i} \leftarrow c_{64}
endfor
```

**function UnorderedFP(tt, ts, n)**

/* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Quiet Compare Unordered or Not Equal

**Format:**

- FCUNE.W \(wd, ws, wt\)  
- FCUNE.D \(wd, ws, wt\)

**Purpose:** Vector Floating-Point Quiet Compare Unordered or Not Equal

Vector to vector floating-point quiet compare for unordered or not equal; if true all destination bits are set, otherwise clear.

**Description:** \(wd[i] \leftarrow (ws[i] \neq (\text{quiet}) wt[i])\)

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) and \(wt\) floating-point elements are unordered or not equal, otherwise set all bits to 0.

The quiet compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format \(df\). The results are values in integer data format \(df\).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

```
for i in 0 .. WRLEN/32-1
    c \leftarrow \text{UnorderedFP}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    d \leftarrow \text{NotEqualFP}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    WR[wd]_{32i+31..32i} \leftarrow (c | d)_{32}
endfor
```

```
for i in 0 .. WRLEN/64-1
    c \leftarrow \text{UnorderedFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    d \leftarrow \text{NotEqualFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    WR[wd]_{64i+63..64i} \leftarrow (c | d)_{64}
endfor
```

```
function UnorderedFP(tt, ts, n)
    /* Implementation defined quiet unordered compare operation. */
endfunction UnorderedFP
```

```
function NotEqualFP(tt, ts, n)
    /* Implementation defined quiet not equal compare operation. */
endfunction NotEqualFP
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Division

**Format:**

FDIV.W \( wd, ws, wt \)  
FDIV.D \( wd, ws, wt \)  

**Purpose:** Vector Floating-Point Division  
Vector floating-point division.

**Description:** \( wd[i] \leftarrow ws[i] / wt[i] \)  
The floating-point elements in vector \( ws \) are divided by the floating-point elements in vector \( wt \). The result is written to vector \( wd \).

The divide operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.  
The operands and results are values in floating-point data format \( df \).

**Restrictions:**  
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

FDIV.W  
\begin{verbatim}
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow \text{DivideFP}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
endfor
\end{verbatim}

FDIV.D  
\begin{verbatim}
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow \text{DivideFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
endfor
\end{verbatim}

function DivideFP(tt, ts, n)  
  /* Implementation defined divide operation. */  
endfunction

**Exceptions:**  
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Down-Convert Interchange Format

**Format:**

FEXDO.df
FEXDO.H wd,ws,wt
FEXDO.W wd,ws,wt

**Purpose:** Vector Floating-Point Down-Convert Interchange Format

Vector conversion to smaller interchange format.

**Description:**

\[
\text{left\_half}(wd)[i] \leftarrow \text{down\_convert}(ws[i]) ; \text{right\_half}(wd)[i] \leftarrow \text{down\_convert}(wt[i])
\]

The floating-point elements in vectors \( ws \) and \( wt \) are down-converted to a smaller interchange format, i.e. from 64-bit to 32-bit, or from 32-bit to 16-bit.

The format down-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008. 16-bit floating-point results are not affected by the flush-to-zero bit FS in MSA Control and Status Register \( \text{MSACSR} \).

The operands are values in floating-point data format double the size of \( df \). The results are floating-point values in data format of \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

FEXDO.H

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN/32}-1
\]
\[
f \leftarrow \text{DownConvertFP}(\text{WR}[ws]_{32i+31}..32i, 32)
g \leftarrow \text{DownConvertFP}(\text{WR}[wt]_{32i+31}..32i, 32)
\text{WR}[wd]_{16i+15+\text{WRLEN}/2}..16i+\text{WRLEN}/2 \leftarrow f
\text{WR}[wd]_{16i+15..16i} \leftarrow g
\text{endfor}
\]

FEXDO.W

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN/64}-1
\]
\[
f \leftarrow \text{DownConvertFP}(\text{WR}[ws]_{64i+63}..64i, 64)
g \leftarrow \text{DownConvertFP}(\text{WR}[wt]_{64i+63}..64i, 64)
\text{WR}[wd]_{32i+31+\text{WRLEN}/2}..32i+\text{WRLEN}/2 \leftarrow f
\text{WR}[wd]_{32i+31..32i} \leftarrow g
\text{endfor}
\]

function DownConvertFP(tt, n)

\(/\ast \text{Implementation defined format down-conversion.} \ast/\)
endfunction DownConvertFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
**Vector Floating-Point Base 2 Exponentiation**

**Format:**

- `FEXP2.W wd,ws,wt`  
- `FEXP2.D wd,ws,wt`  

**Purpose:**  
Vector Floating-Point Base 2 Exponentiation

**Description:**

- `wd[i] ← ws[i] * 2^{wt[i]}`

The floating-point elements in vector `ws` are scaled, i.e. multiplied, by 2 to the power of integer elements in vector `wt`. The result is written to vector `wd`.

The operation is the homogeneous `scaleB()` as defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The `ws` operands and `wd` results are values in floating-point data format `df`. The `wt` operands are values in integer data format `df`.

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

```plaintext
FEXP2.W
   for i in 0 .. WRLEN/32-1
      WR[wd][32i+31..32i] ← Exp2FP(WR[ws][32i+31..32i], WR[wt][32i+31..32i])
   endfor

FEXP2.D
   for i in 0 .. WRLEN/64-1
      WR[wd][64i+63..64i] ← Exp2FP(WR[ws][64i+63..64i], WR[wt][64i+63..64i])
   endfor

function Exp2FP(tt, ts, n)
   /* Implementation defined tt * 2^{ts} operation. */
endfunction Exp2FP
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.

---

<table>
<thead>
<tr>
<th>MSA</th>
<th>011110</th>
<th>0111</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3RF</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>4</td>
<td>1</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td>011011</td>
</tr>
</tbody>
</table>

MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12
Vector Floating-Point Up-Convert Interchange Format Left

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FEXUPL.df</td>
<td>Vector left elements conversion to wider interchange format.</td>
</tr>
<tr>
<td>FEXUPL.W wd,ws</td>
<td>The left half floating-point elements in vector ( ws ) are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector ( wd ).</td>
</tr>
<tr>
<td>FEXUPL.D wd,ws</td>
<td>The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008. 16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register ( MSACSR ). The operands are values in floating-point data format half the size of ( df ). The results are floating-point values in data format ( df ).</td>
</tr>
</tbody>
</table>

**Purpose:**

Vector left elements conversion to wider interchange format.

**Description:**

\( \text{wd}[i] \leftarrow \text{upconvert}(\text{left half}(\text{ws})[i]) \)

The left half floating-point elements in vector \( ws \) are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector \( wd \).

The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008. 16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register \( MSACSR \).

The operands are values in floating-point data format half the size of \( df \). The results are floating-point values in data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

```
FEXUPL.W
  for i in 0 .. WRLEN/32-1
    f ← UpConvertFP(WR[ws]_{16i+15+WRLEN/2..16i+WRLEN/2}, 16)
    WR[wd]_{32i+31..32i} ← f
  endfor

FEXUPL.D
  for i in 0 .. WRLEN/64-1
    f ← UpConvertFP(WR[ws]_{32i+31+WRLEN/2..32i+WRLEN/2}, 32)
    WR[wd]_{64i+63..64i} ← f
  endfor

function UpConvertFP(tt, n)
  /* Implementation defined format up-conversion. */
endfunction UpConvertFP
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Up-Convert Interchange Format Right

Format:

\[
\text{FEXUPR}.W \text{ wd},\text{ws} \\
\text{FEXUPR}.D \text{ wd},\text{ws} \\
\text{MSA}
\]

Purpose: Vector Floating-Point Up-Convert Interchange Format Right

Vector right elements conversion to wider interchange format.

Description: \( \text{wd}[i] \leftarrow \text{up\_convert(right\_half(ws)[i])} \)

The right half floating-point elements in vector ws are up-converted to a larger interchange format, i.e. from 16-bit to 32-bit, or from 32-bit to 64-bit. The result is written to vector \( \text{wd} \).

The format up-conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008. 16-bit floating-point inputs are not affected by the flush-to-zero bit FS in MSA Control and Status Register \( \text{MSACSR} \).

The operands are values in floating-point data format half the size of \( df \). The results are floating-point values in data format \( df \).

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

Operation:

\[
\text{FEXUPR}.W \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
\quad f \leftarrow \text{UpConvertFP(WR[ws]_{i15..i16}, 16)} \\
\quad \text{WR[wd]_{32i+31..32i} } \leftarrow f \\
\text{endfor}
\]

\[
\text{FEXUPR}.D \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
\quad f \leftarrow \text{UpConvertFP(WR[ws]_{i31..i32}, 32)} \\
\quad \text{WR[wd]_{64i+63..64i} } \leftarrow f \\
\text{endfor}
\]

function UpConvertFP(tt, n)

/* Implementation defined format up-conversion. */
endfunction UpConvertFP

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Round and Convert from Signed Integer

**Format:**

<table>
<thead>
<tr>
<th>MSA</th>
<th>110011110</th>
<th>df</th>
<th>ws</th>
<th>wd</th>
<th>2RF</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>9</td>
<td>1</td>
<td>5</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Floating-Point Round and Convert from Signed Integer

Vector floating-point round and convert from signed integer.

**Description:**

\[ wd[i] \leftarrow \text{from\_int\_s}(ws[i]) \]

The signed integer elements in \(ws\) are converted to floating-point values. The result is written to vector \(wd\).

The integer to floating-point conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The operands are values in integer data format \(df\). The results are values in floating-point data format \(df\).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

```plaintext
FFINT_S.W
for i in 0 .. WRLEN/32-1
  f \leftarrow \text{FromIntSignedFP}(WR[ws]_{32i+31..32i}, 32)
  WR[wd]_{32i+31..32i} \leftarrow f
endfor

FFINT_S.D
for i in 0 .. WRLEN/64-1
  f \leftarrow \text{FromIntSignedFP}(WR[ws]_{64i+63..64i}, 64)
  WR[wd]_{64i+63..64i} \leftarrow f
endfor
```

function FromFixPointFP(tt, n)
/* Implementation defined signed integer to floating-point conversion. */
endfunction FromFixPointFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Convert from Unsigned Integer

**Format:**

- **FFINT_U.W** \(wd, ws\)
- **FFINT_U.D** \(wd, ws\)  

**Purpose:** Vector Floating-Point Convert from Unsigned Integer

Vector floating-point convert from unsigned integer.

**Description:** \(wd[i] \leftarrow \text{from} \_\text{int} \_u(ws[i])\)

The unsigned integer elements in \(ws\) are converted to floating-point values. The result is written to vector \(wd\).

The integer to floating-point conversion operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The operands are values in integer data format \(df\). The results are values in floating-point data format \(df\).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

- **FFINT_U.W**
  
  ```
  for i in 0 .. \text{WRLEN}/32-1
    f \leftarrow \text{FromIntUnsignedFP}(\text{WR}[ws]_{32i+31..32i}, 32)
    \text{WR}[wd]_{32i+31..32i} \leftarrow f
  endfor
  ```

- **FFINT_U.D**
  
  ```
  for i in 0 .. \text{WRLEN}/64-1
    f \leftarrow \text{FromIntUnsignedFP}(\text{WR}[ws]_{64i+63..64i}, 64)
    \text{WR}[wd]_{64i+63..64i} \leftarrow f
  endfor
  ```

**Function:**

```
function \text{FromIntUnsignedFP}(tt, n)
    /* Implementation defined unsigned integer to floating-point conversion. */
endfunction \text{FromIntUnsignedFP}
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
**Vector Floating-Point Convert from Fixed-Point Left**

<table>
<thead>
<tr>
<th>Format: FFQL.df</th>
</tr>
</thead>
<tbody>
<tr>
<td>FFQL.W wd,ws</td>
</tr>
<tr>
<td>FFQL.D wd,ws</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Floating-Point Convert from Fixed-Point Left

Vector left fix-point elements format conversion to floating-point doubling the element width.

**Description:**

\[
wd[i] \leftarrow \text{from}_q(\text{left half}(ws)[i])
\]

The left half fixed-point elements in vector \(ws\) are up-converted to floating-point data format, i.e. from 16-bit Q15 to 32-bit floating-point, or from 32-bit Q31 to 64-bit floating-point. The result is written to vector \(wd\).

The fixed-point Q15 or Q31 value is first converted to floating-point as a 16-bit or 32-bit integer (as though it was scaled up by \(2^{15}\) or \(2^{31}\)) and then the resulting floating-point value is scaled down (divided by \(2^{15}\) or \(2^{31}\)).

The scaling and integer to floating-point conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008. No floating-point exceptions are possible because the input data is half the size of the output.

The operands are values in fixed-point data format half the size of \(df\). The results are floating-point values in data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{FFQL.W} \\
\text{for i in 0 .. WRLEN/32-1} \\
\quad f \leftarrow \text{FromFixPointFP}(WR[ws]_{16i+15+WRLEN/2..16i+WRLEN/2}, 16) \\
\quad WR[wd]_{32i+31..32i} \leftarrow f \\
\text{endfor}
\]

\[
\text{FFQL.D} \\
\text{for i in 0 .. WRLEN/64-1} \\
\quad f \leftarrow \text{FromFixPointFP}(WR[ws]_{32i+31+WRLEN/2..32i+WRLEN/2}, 32) \\
\quad WR[wd]_{64i+63..64i} \leftarrow f \\
\text{endfor}
\]

\[
\text{function FromFixPointFP(tt, n)} \\
\quad /* Implementation defined fixed-point to floating-point conversion. */
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Floating-Point Convert from Fixed-Point Right

**Format:**

```
FFQR.df
FFQR.W wd,ws
FFQR.D wd,ws
```

**Purpose:** Vector Floating-Point Convert from Fixed-Point Right

Vector right fix-point elements format conversion to floating-point doubling the element width.

**Description:**

```
wd[i] ← from_q(right_half(ws)[i]);
```

The right half fixed-point elements in vector `ws` are up-converted to floating-point data format, i.e. from 16-bit Q15 to 32-bit floating-point, or from 32-bit Q31 to 64-bit floating-point. The result is written to vector `wd`.

The fixed-point Q15 or Q31 value is first converted to floating-point as a 16-bit or 32-bit integer (as though it was scaled up by $2^{15}$ or $2^{31}$) and then the resulting floating-point value is scaled down (divided by $2^{15}$ or $2^{31}$).

The scaling and integer to floating-point conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. No floating-point exceptions are possible because the input data is half the size of the output.

The operands are values in fixed-point data format half the size of `df`. The results are floating-point values in data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
FFQR.W
for i in 0 .. WRLEN/32-1
    f ← FromFixPointFP(WR[ws]16i+15..16i, 16)
    WR[wd]32i+31..32i ← f
endfor
```

```
FFQR.D
for i in 0 .. WRLEN/64-1
    f ← FromFixPointFP(WR[wt]32i+31..32i, 32)
    WR[ws]64i+63..64i ← f
endfor
```

```
function FromFixPointFP(tt, n)
    /* Implementation defined fixed-point to floating-point conversion. */
endfunction FromFixPointFP
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Fill from GPR

**Format:**

- `FILL.B wd,rs`
- `FILL.H wd,rs`
- `FILL.W wd,rs`
- `FILL.D wd,rs`

**Purpose:** Vector Fill from GPR

Vector elements replicated from GPR.

**Description:**

- \( wd[i] \leftarrow rs \)

Replicate GPR \( rs \) value to all elements in vector \( wd \). If the source GPR is wider than the destination data format, the destination's elements will be set to the least significant bits of the GPR.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- `FILL.B`
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
  \quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{GPR}[rs]_{7..0} \\
  \text{endfor}
  \]

- `FILL.H`
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
  \quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{GPR}[rs]_{15..0} \\
  \text{endfor}
  \]

- `FILL.W`
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
  \quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{GPR}[rs]_{31..0} \\
  \text{endfor}
  \]

- `FILL.D`
  
  \[
  \text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
  \quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{GPR}[rs]_{63..0} \\
  \text{endfor}
  \]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Floating-Point Base 2 Logarithm

**Format:**

FLOG2.df

FLOG2.W  wd,ws  
FLOG2.D  wd,ws  

**Purpose:** Vector Floating-Point Base 2 Logarithm

Vector floating-point base 2 logarithm.

**Description:**

\[ wd[i] \leftarrow \log_2(ws[i]) \]

The signed integral base 2 exponents of floating-point elements in vector \( ws \) are written as floating-point values to vector elements \( wd \).

This operation is the homogeneous base 2 \( \log_2() \) as defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The \( ws \) operands and \( wd \) results are values in floating-point data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

FLOG2.W

\[
\begin{align*}
&\text{for } i \text{ in } 0 \ldots \text{WRLEN/32-1} \\
&\quad l \leftarrow \text{Log2FP(WR[ws][32i+31..32i], 32)} \\
&\quad \text{WR[wd][32i+31..32i] } \leftarrow \ l \\
&\end{align*}
\]

endfor

FLOG2.D

\[
\begin{align*}
&\text{for } i \text{ in } 0 \ldots \text{WRLEN/64-1} \\
&\quad f \leftarrow \text{Log2FP(WR[ws][64i+63..64i], 64)} \\
&\quad \text{WR[wd][64i+63..64i] } \leftarrow \ f \\
&\end{align*}
\]

endfor

\[
\text{function Log2FP(tt, n)} \\
\quad /* \text{Implementation defined logarithm base 2 operation.} */ \\
\quad \text{endfunction Log2FP}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Multiply-Add

Format:
FMADD.df
FMADD.W wd,ws,wt
FMADD.D wd,ws,wt

Purpose: Vector Floating-Point Multiply-Add
Vector floating-point multiply-add

Description: \( wd[i] \leftarrow wd[i] + ws[i] \times wt[i] \)
The floating-point elements in vector \( wt \) multiplied by floating-point elements in vector \( ws \) are added to the floating-point elements in vector \( wd \). The operation is fused, i.e. computed as if with unbounded range and precision, rounding only once to the destination format.

The multiply add operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008. The multiplication between an infinity and a zero signals Invalid Operation exception. If the Invalid Operation exception is disabled, the result is the default quiet NaN.

The operands and results are values in floating-point data format \( df \).

Restrictions:
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

Operation:

\[
\text{FMADD.W}
\begin{align*}
\text{for } i & \text{ in } 0 .. \text{WRLEN}/32-1 \\
\text{WR}[wd]_{32i+31..32i} & \leftarrow \text{MultiplyAddFP}(\text{WR}[wd]_{32i+31..32i}, \text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32)
\end{align*}
\text{endfor}
\]

\[
\text{FMADD.D}
\begin{align*}
\text{for } i & \text{ in } 0 .. \text{WRLEN}/64-1 \\
\text{WR}[wd]_{64i+63..64i} & \leftarrow \text{MultiplyAddFP}(\text{WR}[wd]_{64i+63..64i}, \text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64)
\end{align*}
\text{endfor}
\]

\[
\text{function MultiplyAddFP(td, tt, ts, n)}
\begin{align*}
&/* \text{Implementation defined multiply add operation.} */
&\text{endfunction MultiplyAddFP}
\end{align*}
\]

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Maximum

**Format:**

FMAX.W \( wd, ws, wt \)  
FMAX.D \( wd, ws, wt \)

**Purpose:** Vector Floating-Point Maximum

Vector floating-point maximum.

**Description:**

\[ wd[i] \leftarrow \max(ws[i], wt[i]) \]

The largest values between corresponding floating-point elements in vector \( ws \) and vector \( wt \) are written to vector \( wd \).

The largest value is defined by the maxNum operation in the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The operands and results are values in floating-point data format df.

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

FMAX.W

\[
\text{for } i \text{ in } 0 .. \text{ WRLEN/32-1} \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{MaxFP(WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
\text{endfor}
\]

FMAX.D

\[
\text{for } i \text{ in } 0 .. \text{ WRLEN/64-1} \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{MaxFP(WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
\text{endfor}
\]

function MaxFP(tt, ts, n)  
/* Implementation defined, returns the largest argument. */
endfunction MaxFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Maximum Based on Absolute Values

**Format:**

<p>| | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>MSA</td>
<td>df</td>
<td>wt</td>
<td>ws</td>
<td>wd</td>
<td>3RF</td>
</tr>
<tr>
<td></td>
<td>011110</td>
<td>1111</td>
<td>01</td>
<td>5</td>
<td>011011</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Floating-Point Maximum Based on Absolute Values

Vector floating-point maximum based on the magnitude, i.e. absolute values.

**Description:**

\[ wd[i] \leftarrow \text{absolute_value}(ws[i]) \geq \text{absolute_value}(wt[i])? ws[i]: wt[i] \]

The value with the largest magnitude, i.e. absolute value, between corresponding floating-point elements in vector \( ws \) and vector \( wt \) are written to vector \( wd \).

The largest absolute value is defined by the maxNumMag operation in the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The operands and results are values in floating-point data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

- **FMAX_A.W**
  
  ```c
  for i in 0 .. WRLEN/32-1
    WR[wd][32i+31..32i] \leftarrow \text{MaxAbsoluteFP}(WR[ws][32i+31..32i], WR[wt][32i+31..32i], 32)
  endfor
  ```

- **FMAX_A.D**
  
  ```c
  for i in 0 .. WRLEN/64-1
    WR[wd][64i+63..64i] \leftarrow \text{MaxAbsoluteFP}(WR[ws][64i+63..64i], WR[wt][64i+63..64i], 64)
  endfor
  ```

  ```c
  function MaxAbsoluteFP(tt, ts, n)
    /* Implementation defined, returns the argument with largest 
      absolute value. For equal absolute values, returns the largest 
      argument.*/
  endfunction MaxAbsoluteFP
  ```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Minimum

Format:

FMIN.W wd, ws, wt
FMIN.D wd, ws, wt

Purpose: Vector Floating-Point Minimum
Vector floating-point minimum.

Description: \( wd[i] \leftarrow \min(ws[i], wt[i]) \)
The smallest value between corresponding floating-point elements in vector \( ws \) and vector \( wt \) are written to vector \( wd \).
The smallest value is defined by the \( \text{minNum} \) operation in the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.
The operands and results are values in floating-point data format \( df \).

Restrictions:
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

Operation:

FMIN.W
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31} \leftarrow \text{MinFP}(WR[ws]_{32i+31}, WR[wt]_{32i+31}, 32)
endfor

FMIN.D
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63} \leftarrow \text{MinFP}(WR[ws]_{64i+64}, WR[wt]_{64i+64}, 64)
endfor

function MinFP(tt, ts, n)
    /* Implementation defined, returns the smallest argument. */
endfunction MinFP

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Minimum Based on Absolute Values

**Format:**

<table>
<thead>
<tr>
<th>MSA</th>
<th>1101</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3RF</th>
</tr>
</thead>
<tbody>
<tr>
<td>6</td>
<td>4</td>
<td>1</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>

FMIN_A.df

FMIN_A.W wd,ws,wt

FMIN_A.D wd,ws,wt

**Purpose:** Vector Floating-Point Minimum Based on Absolute Values

Vector floating-point minimum based on the magnitude, i.e. absolute values.

**Description:**

\[ wd[i] \leftarrow \text{absolute\_value}(ws[i]) < \text{absolute\_value}(wt[i])? \ text{ws}[i]: \ text{wt}[i] \]

The value with the smallest magnitude, i.e. absolute value, between corresponding floating-point elements in vector ws and vector wt are written to vector wd.

The smallest absolute value is defined by the minNumMag operation in the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The operands and results are values in floating-point data format df.

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

FMIN_A.W

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
\text{WR}[wd]_{32i+31..32i} \leftarrow \text{MinAbsoluteFP(WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
\text{endfor}
\]

FMIN_A.D

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
\text{WR}[wd]_{64i+63..64i} \leftarrow \text{MinAbsoluteFP(WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
\text{endfor}
\]

function MinAbsoluteFP(tt, ts, n)

/* Implementation defined, returns the argument with smallest absolute value. For equal absolute values, returns the smallest argument.*/

endfunction MinAbsoluteFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Multiply-Sub

**Format:**

FMSUB.df

FMSUB.W wd,ws,wt

FMSUB.D wd,ws,wt

**Purpose:** Vector Floating-Point Multiply-Sub

**Description:**

\[ wd[i] \leftarrow wd[i] - ws[i] \times wt[i] \]

The floating-point elements in vector \( wt \) multiplied by floating-point elements in vector \( ws \) are subtracted from the floating-point elements in vector \( wd \). The operation is fused, i.e. computed as if with unbounded range and precision, rounding only once to the destination format.

The multiply subtract operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\( ^{TM} \)-2008. The multiplication between an infinity and a zero signals Invalid Operation exception. If the Invalid Operation exception is disabled, the result is the default quiet NaN.

The operands and results are values in floating-point data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\( ^{TM} \)-2008.

**Operation:**

```plaintext
FMSUB.W
    for i in 0 .. WRLEN/32-1
        WR[wd]_{32i+31..32i} \leftarrow MultiplySubFP(WR[wd]_{32i+31..32i}, WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    endfor

FMSUB.D
    for i in 0 .. WRLEN/64-1
        WR[wd]_{64i+63..64i} \leftarrow MultiplySubFP(WR[wd]_{64i+63..64i}, WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    endfor

function MultiplySubFP(td, tt, ts, n)
    /* Implementation defined multiply subtract operation. */
endfunction MultiplySubFP
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
**Vector Floating-Point Multiplication**

**Format:**

FMUL.W \( wd, ws, wt \)

FMUL.D \( wd, ws, wt \)

**Purpose:** Vector Floating-Point Multiplication

Vector floating-point multiplication.

**Description:** \( wd[i] \leftarrow ws[i] \times wt[i] \)

The floating-point elements in vector \( wt \) are multiplied by the floating-point elements in vector \( ws \). The result is written to vector \( wd \).

The multiplication operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The operands and results are values in floating-point data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

FMUL.W

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/32}-1 \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{MultiplyFP(WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
\text{endfor}
\]

FMUL.D

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/64}-1 \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{MultiplyFP(WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
\text{endfor}
\]

function MultiplyFP(tt, ts, n)

\[
/* \text{Implementation defined multiplication operation. } */
\]

endfunction MultiplyFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Approximate Floating-Point Reciprocal

Format:

<p>| | | | | | | | |</p>
<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>26</td>
<td>25</td>
<td>17</td>
<td>16</td>
<td>15</td>
<td>11</td>
<td>10</td>
</tr>
<tr>
<td>MSA</td>
<td>011110</td>
<td></td>
<td>110010101</td>
<td>df</td>
<td>ws</td>
<td>wd</td>
<td>2RF</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>9</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td>6</td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td>5</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

|   |   |   |   |   |   |   |   |
| 31 | 26 | 25 | 17 | 16 | 15 | 11 | 10 |
| MSA | 011110 | | 110010101 | df | ws | wd | 2RF |
|   |   |   |   |   |   |   |   |
|   |   | 9 |   |   |   |   |   |
|   | 6 |   | 5 |   |   |   |   |
|   |   | 5 |   |   |   |   |   |
|   |   |   | 6 |   |   |   |   |

FRCP.df

FRCP.W wd,ws
FRCP.D wd,ws

Purpose: Vector Approximate Floating-Point Reciprocal
Vector floating-point reciprocal.

Description: wd[i] ← 1.0 / ws[i]
The reciprocals of floating-point elements in vector ws are calculated as specified below. The result is written to vector wd.

The compliant reciprocal operation is defined as 1.0 divided by element value, where the IEEE Standard for Floating-Point Arithmetic 754™-2008 defined divide operation is affected by the rounding mode bits RM and flush-to-zero bit FS in MSA Control and Status Register MSACSR. The compliant reciprocals signal all the exceptions specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008 for the divide operation.

The reciprocal operation is allowed to be approximate. The approximation differs from the compliant reciprocal representation by no more than one unit in the least significant place. Approximate reciprocal operations signal the Inexact exception if the compliant reciprocal is Inexact or if there is a chance the approximated result may differ from the compliant reciprocal. Approximate reciprocal operations are allowed to not signal the Overflow or Underflow exceptions. The Invalid and divide by Zero exceptions are signaled based on the IEEE Standard for Floating-Point Arithmetic 754™-2008 defined divide operation.

The operands and results are values in floating-point data format df.

Restrictions:
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

Operation:

FRCP.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← ReciprocalFP(WR[ws]32i+31..32i, 32)
endfor

FRCP.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← ReciprocalFP(WR[ws]64i+63..64i, 64)
endfor

function ReciprocalFP(tt, ts, n)
    /* Implementation defined Reciprocal operation. */
endfunction ReciprocalFP

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Round to Integer

Purpose: Vector Floating-Point Round to Integer
Vector floating-point round to integer.

Description: wd[i] ← round_int(ws[i])
The floating-point elements in vector ws are rounded to an integral valued floating-point number in the same format based on the rounding mode bits RM in MSA Control and Status Register MSACSR. The result is written to vector wd.
The round to integer operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand.
The operands and results are values in floating-point data format df.

Restrictions:
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754TM-2008.

Operation:

```
function RoundIntFP(tt, n)
  /* Implementation defined round to integer operation. */
endfunction RoundIntFP
```

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Format:  
FRSQRT.W wd, ws  
FRSQRT.D wd, ws

Purpose: Vector Approximate Floating-Point Reciprocal of Square Root

Vector floating-point reciprocal of square root.

Description:  
\[ wd[i] \leftarrow 1.0 / \sqrt{ws[i]} \]

The reciprocals of the square roots of floating-point elements in vector \( ws \) are calculated as specified below. The result is written to vector \( wd \).

The compliant reciprocal of the square root operation is defined as 1.0 divided by the square root of the element value, where the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008 defined divide and square root operations are affected by the rounding mode bits RM and flush-to-zero bit FS in MSA Control and Status Register \( MSACSR \). The compliant reciprocals of the square roots signal all the exceptions specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008 for the divide and square roots operations.

The reciprocal of the square root operation is allowed to be approximate. The approximation differs from the compliant reciprocal of the square root representation by no more than two units in the least significant place. Approximate reciprocal of the square root operations signal the Inexact exception if the compliant reciprocal of the square root is Inexact or if there is a chance the approximated result may differ from the compliant reciprocal of the square root. The Invalid and divide by Zero exceptions are signaled based on the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008 defined divide operation.

The operands and results are values in floating-point data format \( df \).

Restrictions:  
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

Operation:

\begin{verbatim}
FRSQRT.W  
for i in 0 .. WRLEN/32-1  
  f \leftarrow SquareRootReciprocalFP(WR[ws]32i+31..32i, 32)  
  WR[wd]32i+31..32i \leftarrow f  
endfor

FRSQRT.D  
for i in 0 .. WRLEN/64-1  
  f \leftarrow SquareRootReciprocalFP(WR[ws]64i+63..64i, 64)  
  WR[wd]64i+63..64i \leftarrow f  
endfor

function SquareRootReciprocalFP(tt, ts, n)  
  /* Implementation defined square root reciprocal operation. */  
endfunction SquareRootReciprocalFP
\end{verbatim}
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
## Vector Floating-Point Signaling Compare Always False

### Format:

- **FSAF.W**  \( wd, ws, wt \)  
- **FSAF.D**  \( wd, ws, wt \)

### Purpose:

Vector to vector floating-point signaling compare always false; all destination bits are clear.

### Description:

\[ wd[i] \leftarrow \text{signalingFalse}(ws[i], wt[i]) \]

Set all bits to 0 in \( wd \) elements. Signaling and quiet NaN elements in \( ws \) or \( wt \) signal Invalid Operation exception.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \( MSACSR \). In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format \( df \). The results are values in integer data format \( df \).

### Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

### Operation:

#### FSAF.W

```plaintext
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow \text{SignalingFALSE}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
endfor
```

#### FSAF.D

```plaintext
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow \text{SignalingFALSE}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
endfor
```

#### Function SignalingFALSE

```plaintext
function SignalingFALSE(tt, ts, n)
    /* Implementation defined signaling and quiet NaN test */
    return 0
endfunction
```

### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Signaling Compare Equal

Format:

FSEQ.W wd,ws,wt
FSEQ.D wd,ws,wt

Purpose: Vector Floating-Point Signaling Compare Equal

Vector to vector floating-point signaling compare for equality; if true all destination bits are set, otherwise clear.

Description:

wd[i] ← (ws[i] = (signaling) wt[i])

Set all bits to 1 in wd elements if the corresponding ws and wt floating-point elements are equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754-2008.

Operation:

FSEQ.W

for i in 0 .. WRLEN/32-1
  c ← EqualSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
  WR[wd]32i+31..32i ← c32
endfor

FSEQ.D

for i in 0 .. WRLEN/64-1
  c ← EqualSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
  WR[wd]64i+63..64i ← c64
endfor

function EqualSigFP(tt, ts, n)
  /* Implementation defined signaling equal compare operation. */
endfunction

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Signaling Compare Less or Equal

**Format:**

FSLE.W wd, ws, wt  
FSLE.D wd, ws, wt

**Purpose:** Vector Floating-Point Signaling Compare Less or Equal

Vector to vector floating-point signaling compare for less than or equal; if true all destination bits are set, otherwise clear.

**Description:**

\[ wd[i] \leftarrow (ws[i] \leq \text{(signaling)} wt[i]) \]

Set all bits to 1 in \( wd \) elements if the corresponding \( ws \) floating-point elements are less than or equal to \( wt \) floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008. The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \( MSACSR \). In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format \( df \). The results are values in integer data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

\[
\begin{align*}
\text{FSLE.W} & \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 & \\
& c \leftarrow \text{LessSigFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
& d \leftarrow \text{EqualSigFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
& \text{WR}[wd]_{32i+31..32i} \leftarrow (c \mid d)^32 \end{align*}
\]

\[
\begin{align*}
\text{FSLE.D} & \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 & \\
& c \leftarrow \text{LessSigFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
& d \leftarrow \text{EqualSigFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
& \text{WR}[wd]_{64i+63..64i} \leftarrow (c \mid d)^64 \end{align*}
\]

\[
\begin{align*}
\text{function } \text{LessThanSigFP}(tt, ts, n) & \\
& /* \text{Implementation defined signaling less than compare operation.} */ \\
& \text{endfunction } \text{LessThanSigFP} \\
\text{function } \text{EqualSigFP}(tt, ts, n) & \\
& /* \text{Implementation defined signaling equal compare operation.} */ \\
& \text{endfunction } \text{EqualSigFP} \\
\end{align*}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Signaling Compare Less Than

**Format:**

<table>
<thead>
<tr>
<th>FSLT.W</th>
<th>1100</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3RF</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td></td>
<td>1</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td></td>
</tr>
</tbody>
</table>

**Purpose:**

Vector Floating-Point Signaling Compare Less Than

Vector to vector floating-point signaling compare for less than; if true all destination bits are set, otherwise clear.

**Description:**

\[ wd[i] \leftarrow (ws[i] \prec (\text{signaling}) wt[i]) \]

Set all bits to 1 in \( wd \) elements if the corresponding \( ws \) floating-point elements are less than \( wt \) floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register \( \text{MSACSR} \). In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format \( df \). The results are values in integer data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

```c
FSLT.W
    for i in 0 .. WRLEN/32-1
        c \leftarrow \text{LessSigFP}(WR[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32)
        WR[wd]_{32i+31..32i} \leftarrow c_{32}
    endfor

FSLT.D
    for i in 0 .. WRLEN/64-1
        c \leftarrow \text{LessSigFP}(WR[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64)
        WR[wd]_{64i+63..64i} \leftarrow c_{64}
    endfor

function LessThanSigFP(tt, ts, n)
    /* Implementation defined signaling less than compare operation. */
    endfunction LessThanSigFP
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Signaling Compare Not Equal

**Format:**

- FSNE.W wd,ws,wt
- FSNE.D wd,ws,wt

**Purpose:** Vector Floating-Point Signaling Compare Not Equal

Vector to vector floating-point signaling compare for not equal; if true all destination bits are set, otherwise clear.

**Description:**

\[
wd[i] \leftarrow (ws[i] \neq (signaling) wt[i])
\]

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) and \(wt\) floating-point elements are not equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format \(df\). The results are values in integer data format \(df\).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

\[
\begin{align*}
\text{FSNE.W} & \quad \text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
& \quad \quad c \leftarrow \text{NotEqualSigFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
& \quad \quad \text{WR}[wd]_{32i+31..32i} \leftarrow c^{32} \\
& \text{endfor} \\
\text{FSNE.D} & \quad \text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
& \quad \quad c \leftarrow \text{NotEqualSigFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
& \quad \quad \text{WR}[wd]_{64i+63..64i} \leftarrow c^{64} \\
& \text{endfor} \\
\end{align*}
\]

function NotEqualSigFP(tt, ts, n)

/* Implementation defined signaling not equal compare operation. */
endfunction NotEqualSigFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Signaling Compare Ordered

Format:

FSOR.df

FSOR.W  wd, ws, wt
FSOR.D  wd, ws, wt

Purpose: Vector Floating-Point Signaling Compare Ordered

Vector to vector floating-point signaling compare ordered; if true all destination bits are set, otherwise clear.

Description:

wd[i] ← ws[i] !?(signaling) wt[i]

Set all bits to 1 in wd elements if the corresponding ws and wt floating-point elements are ordered, i.e. both elements are not NaN values, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 0.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

Operation:

FSOR.W

for i in 0 .. WRLEN/32-1
    c ← OrderedSigFP(WR[ws][32i+31..32i], WR[wt][32i+31..32i], 32)
    WR[wd][32i+31..32i] ← c32
endfor

FSOR.D

for i in 0 .. WRLEN/64-1
    c ← OrderedSigFP(WR[ws][64i+63..64i], WR[wt][64i+63..64i], 64)
    WR[wd][64i+63..64i] ← c64
endfor

function OrderedSigFP(tt, ts, n)
    /* Implementation defined signaling ordered compare operation. */
endfunction OrderedSigFP

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Square Root

**Format:**

FSQRT.W wd,ws

FSQRT.D wd,ws

**Purpose:** Vector Floating-Point Square Root

Vector floating-point square root.

**Description:**

\[ wd[i] \leftarrow \sqrt{ws[i]} \]

The square roots of floating-point elements in vector `ws` are written to vector `wd`.

The square root operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The operands and results are values in floating-point data format `df`.

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

FSQRT.W

\[
\text{for } i \text{ in } 0 .. \text{ WRLEN/32-1} \\
\quad f \leftarrow \text{SquareRootFP(WR[ws]_{32i+31..32i}, 32)} \\
\quad \text{WR[wd]_{32i+31..32i} } \leftarrow f \\
\text{endfor}
\]

FSQRT.D

\[
\text{for } i \text{ in } 0 .. \text{ WRLEN/64-1} \\
\quad f \leftarrow \text{SquareRootFP(WR[ws]_{64i+63..64i}, 64)} \\
\quad \text{WR[wd]_{64i+63..64i} } \leftarrow f \\
\text{endfor}
\]

function SquareRootFP(tt, ts, n)

\[
/* \text{Implementation defined square root operation.} */
\]

endfunction SquareRootFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Subtraction

FSUB.df

Format:
FSUB.W wd,ws,wt
FSUB.D wd,ws,wt

Purpose: Vector Floating-Point Subtraction
Vector floating-point subtraction.

Description: wd[i] ← ws[i] - wt[i]
The floating-point elements in vector wt are subtracted from the floating-point elements in vector ws. The result is written to vector wd.

The subtract operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.
The operands and results are values in floating-point data format df.

Restrictions:
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

Operation:
FSUB.W
for i in 0 .. WRLEN/32-1
  WR[wd]32i+31..32i ← SubtractFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

FSUB.D
for i in 0 .. WRLEN/64-1
  WR[wd]64i+63..64i ← SubtractFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor

function SubtractFP(tt, ts, n)
  /* Implementation defined subtract operation. */
endfunction SubtractFP

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Signaling Compare Unordered or Equal

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FSUEQ.df</td>
<td></td>
</tr>
<tr>
<td>FSUEQ.W wd, ws, wt</td>
<td>MSA</td>
</tr>
<tr>
<td>FSUEQ.D wd, ws, wt</td>
<td>MSA</td>
</tr>
</tbody>
</table>

**Purpose:**

Vector Floating-Point Signaling Compare Unordered or Equal

Vector to vector floating-point signaling compare for unordered or equality; if true all destination bits are set, otherwise clear.

**Description:**

\[ wd[i] \leftarrow (ws[i] =?(signaling) wt[i]) \]

Set all bits to 1 in \( wd \) elements if the corresponding \( ws \) and \( wt \) floating-point elements are unordered or equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format \( df \). The results are values in integer data format \( df \).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

FSUEQ.W

\[
\text{for } i \text{ in } 0..\text{WRLEN}/32-1 \\
\quad c \leftarrow \text{UnorderedSigFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
\quad d \leftarrow \text{EqualSigFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32) \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow (c \mid d)^{32} \\
\text{endfor}
\]

FSUEQ.D

\[
\text{for } i \text{ in } 0..\text{WRLEN}/64-1 \\
\quad c \leftarrow \text{UnorderedSigFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
\quad d \leftarrow \text{EqualSigFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64) \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow (c \mid d)^{64} \\
\text{endfor}
\]

function UnorderedSigFP(tt, ts, n)

/* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP

function EqualSigFP(tt, ts, n)

/* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Signaling Compare Unordered or Less or Equal

**Format:**

FSULE.df  
FSULE.W wd, ws, wt  
FSULE.D wd, ws, wt

**Purpose:** Vector Floating-Point Signaling Compare Unordered or Less or Equal

Vector to vector floating-point signaling compare for unordered or less than or equal; if true all destination bits are set, otherwise clear.

**Description:**

\[
wd[i] \leftarrow \text{(ws}[i] \leq? \text{(signaling) wt}[i])
\]

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) floating-point elements are unordered or less than or equal to \(wt\) floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008. The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register MSACSR. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format \(df\). The results are values in integer data format \(df\).

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

FSULE.W  
for \(i\) in 0 .. WRLEN/32-1  
\[  
c \leftarrow \text{UnorderedSigFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32)  
d \leftarrow \text{LessSigFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32)  
e \leftarrow \text{EqualSigFP}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32)  
\]

\[  
\text{WR}[wd]_{32i+31..32i} \leftarrow (c \mid d \mid e)^{32}  
\]

endfor

FSULE.D  
for \(i\) in 0 .. WRLEN/64-1  
\[  
c \leftarrow \text{UnorderedSigFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64)  
d \leftarrow \text{LessSigFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64)  
e \leftarrow \text{EqualSigFP}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64)  
\]

\[  
\text{WR}[wd]_{64i+63..64i} \leftarrow (c \mid d \mid e)^{64}  
\]

endfor

function UnorderedSigFP(tt, ts, n)  
/* Implementation defined signaling unordered compare operation. */  
endfunction UnorderedSigFP

function LessThanSigFP(tt, ts, n)  
/* Implementation defined signaling less than compare operation. */  
endfunction LessThanSigFP
function EqualSigFP(tt, ts, n)
   /* Implementation defined signaling equal compare operation. */
endfunction EqualSigFP

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
### Vector Floating-Point Signaling Compare Unordered or Less Than

**Format:**

- `FSULT.W wd,ws,wt`
- `FSULT.D wd,ws,wt`

**Purpose:**
Vector to vector floating-point signaling compare for unordered or less than; if true all destination bits are set, otherwise clear.

**Description:**

\[
wd[i] \leftarrow (ws[i] <?(signaling) wt[i])
\]

Set all bits to 1 in \(wd\) elements if the corresponding \(ws\) floating-point elements are unordered or less than \(wt\) floating-point elements, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register `MSACSR`. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format `df`. The results are values in integer data format `df`.

**Restrictions:**
Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\textsuperscript{TM}-2008.

**Operation:**

- **FSULT.W**
  ```
  for i in 0 .. WRLEN/32-1
    c \leftarrow UnorderedSigFP(WR[ws]_{32i+31}..32i, WR[wt]_{32i+31}..32i, 32)
    d \leftarrow LessSigFP(WR[ws]_{32i+31}..32i, WR[wt]_{32i+31}..32i, 32)
    WR[wd]_{32i+31}..32i \leftarrow (c | d)^{32}
  endfor
  ```

- **FSULT.D**
  ```
  for i in 0 .. WRLEN/64-1
    c \leftarrow UnorderedSigFP(WR[ws]_{64i+63}..64i, WR[wt]_{64i+63}..64i, 64)
    d \leftarrow LessSigFP(WR[ws]_{64i+63}..64i, WR[wt]_{64i+63}..64i, 64)
    WR[wd]_{64i+63}..64i \leftarrow (c | d)^{64}
  endfor
  ```

  function UnorderedSigFP(tt, ts, n)
  
  /* Implementation defined signaling unordered compare operation. */
  endfunction UnorderedSigFP

  function LessThanSigFP(tt, ts, n)
  
  /* Implementation defined signaling less than compare operation. */
  endfunction LessThanSigFP

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Signaling Compare Unordered

**Format:**

- `FSUN.W wd, ws, wt`
- `FSUN.D wd, ws, wt`

**Purpose:** Vector Floating-Point Signaling Compare Unordered

Vector to vector floating-point signaling compare unordered; if true all destination bits are set, otherwise clear.

**Description:**

\[ wd[i] \leftarrow (ws[i] \land (\text{signaling}) \land wt[i]) \]

Set all bits to 1 in `wd` elements if the corresponding `ws` and `wt` floating-point elements are unordered, i.e. at least one element is a NaN value, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754\(^\text{TM}\)-2008. The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register `MSACSR`. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format `df`. The results are values in integer data format `df`.

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754\(^\text{TM}\)-2008.

**Operation:**

- `FSUN.W`
  ```
  for i in 0 .. WRLEN/32-1
    c \leftarrow \text{UnorderedSigFP}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
    WR[wd]_{32i+31..32i} \leftarrow c_{32}
  endfor
  ```

- `FSUN.D`
  ```
  for i in 0 .. WRLEN/64-1
    c \leftarrow \text{UnorderedSigFP}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
    WR[wd]_{64i+63..64i} \leftarrow c_{64}
  endfor
  ```

**Exceptions:**

- Reserved Instruction Exception
- MSA Disabled Exception
- MSA Floating Point Exception
Vector Floating-Point Signaling Compare Unordered or Not Equal

**Format:**

```
FSUNE.df
FSUNE.W wd,ws,wt
FSUNE.D wd,ws,wt
```

**Purpose:** Vector Floating-Point Signaling Compare Unordered or Not Equal

Vector to vector floating-point signaling compare for unordered or not equal; if true all destination bits are set, otherwise clear.

**Description:**

```
wd[i] ← (ws[i] ≠?(signaling) wt[i])
```

Set all bits to 1 in `wd` elements if the corresponding `ws` and `wt` floating-point elements are unordered or not equal, otherwise set all bits to 0.

The signaling compare operation is defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

The Inexact Exception is not signaled when subnormal input operands are flushed based on the flush-to-zero bit FS in MSA Control and Status Register `MSACSR`. In case of a floating-point exception, the default result has all bits set to 1.

The operands are values in floating-point data format `df`. The results are values in integer data format `df`.

**Restrictions:**

Data-dependent exceptions are possible as specified by the IEEE Standard for Floating-Point Arithmetic 754™-2008.

**Operation:**

```
FSUNE.W
for i in 0 .. WRLEN/32-1
    c ← UnorderedSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    d ← NotEqualSigFP(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
    WR[wd]32i+31..32i ← (c | d)32
endfor

FSUNE.D
for i in 0 .. WRLEN/64-1
    c ← UnorderedSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    c ← NotEqualSigFP(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
    WR[wd]64i+63..64i ← (c | d)64
endfor
```

function UnorderedSigFP(tt, ts, n)
    /* Implementation defined signaling unordered compare operation. */
endfunction UnorderedSigFP

function NotEqualSigFP(tt, ts, n)
    /* Implementation defined signaling not equal compare operation. */
endfunction NotEqualSigFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Convert to Signed Integer

**Format:**

```
FTINT_S.W  wd,ws  MSA
FTINT_S.D  wd,ws  MSA
```

**Purpose:** Vector Floating-Point Convert to Signed Integer

Vector floating-point convert to signed integer.

**Description:**

```
wd[i] ← to_int_s(ws[i])
```

The floating-point elements in `ws` are rounded and converted to signed integer values based on the rounding mode bits `RM` in MSA Control and Status Register `MSACSR`. The result is written to vector `wd`.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest signed integer value. The default result for negative numeric operands outside the range is the smallest signed integer value. The default result for NaN operands is zero.

The operands are values in floating-point data format `df`. The results are values in integer data format `df`.

**Restrictions:**

Data-dependent exceptions are possible.

**Operation:**

```
FTINT_S.W
   for i in 0 .. WRLEN/32-1
      f ← ToIntSignedFP(WR[ws][32i+31..32i, 32])
      WR[wd][32i+31..32i] ← f
   endfor

FTINT_S.D
   for i in 0 .. WRLEN/64-1
      f ← ToIntSignedFP(WR[ws][64i+63..64i, 64])
      WR[wd][64i+63..64i] ← f
   endfor
```

function ToIntSignedFP(tt, n)
   /* Implementation defined floating-point rounding and signed integer conversion. */
endfunction ToIntSignedFP

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Round and Convert to Unsigned Integer

**Format:**
- `FTINT_U.W wd,ws`
- `FTINT_U.D wd,ws`

**Purpose:** Vector Floating-Point Round and Convert to Unsigned Integer

Vector floating-point round and convert to unsigned integer.

**Description:**
- `wd[i] ← to_int_u(ws[i])`

The floating-point elements in `ws` are rounded and converted to unsigned integer values based on the rounding mode bits RM in MSA Control and Status Register `MSACSR`. The result is written to vector `wd`.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754™-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest unsigned integer value. The default result for negative numeric operands is zero. The default result for NaN operands is zero.

The operands are values in floating_point data format `df`. The results are values in integer data format `df`.

**Restrictions:**
Data-dependent exceptions are possible.

**Operation:**

```plaintext
FTINT_U.W
for i in 0 .. WRLEN/32-1
    f ← ToIntUnsignedFP(WR[ws]32i+31..32i, 32)
    WR[wd]32i+31..32i ← f
endfor

FTINT_U.D
for i in 0 .. WRLEN/64-1
    f ← ToIntUnsignedFP(WR[ws]64i+63..64i, 64)
    WR[wd]64i+63..64i ← f
endfor

function ToIntUnsignedFP(tt, n)
    /* Implementation defined floating-point rounding and unsigned integer conversion. */
endfunction ToIntUnsignedFP
```

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Convert to Fixed-Point

**Format:**
- `FTQ.H wd,ws,wt`  
- `FTQ.W wd,ws,wt`

**Purpose:**
Vector floating-point convert to fixed-point.

**Description:**
- \( \text{left\_half(wd)[i]} \leftarrow \text{to\_q(ws[i])} \);
- \( \text{right\_half(wd)[i]} \leftarrow \text{to\_q(wt[i])} \)

The floating-point elements in vectors \( ws \) and \( wt \) are down-converted to a fixed-point representation, i.e. from 64-bit floating-point to 32-bit Q31 fixed-point representation, or from 32-bit floating-point to 16-bit Q15 fixed-point representation.

The floating-point data inside the fixed-point range is first scaled up (multiplied by \( 2^{15} \) or \( 2^{31} \)) and then rounded and converted to a 16-bit or 32-bit integer based on the rounding mode bits RM in MSA Control and Status Register \( MSACSR \). The resulting value is the Q15 or Q31 representation.

The scaling and floating-point to integer conversion operations are defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008. The integer conversion operation is exact, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values signal the Invalid Operation exception. Numeric operands converting to fixed-point values outside the range of the destination format signal the Overflow and the Inexact exceptions. For positive numeric operands outside the range, the default result is the largest fixed-point value. The default result for negative numeric operands outside the range is the smallest fixed-point value. The default result for NaN operands is zero.

The operands are values in floating-point data format \( df \). The results are fixed-point values in data format half the size of \( df \).

**Restrictions:**
Data-dependent exceptions are possible.

**Operation:**

\[
\text{FTQ.H} \\
\quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
\quad \quad q \leftarrow \text{ToFixPointFP}((\text{WR}[ws]_{32i+31..32i}, 32) \\
\quad \quad r \leftarrow \text{ToFixPointFP}((\text{WR}[wt]_{32i+31..32i}, 32) \\
\quad \quad \text{WR[wd]}_{16i+15+\text{WRLEN}/2..16i+\text{WRLEN}/2} \leftarrow q \\
\quad \quad \text{WR[wd]}_{16i+15..16i} \leftarrow r \\
\text{endfor}
\]

\[
\text{FTQ.W} \\
\quad \text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
\quad \quad q \leftarrow \text{ToFixPointFP}((\text{WR}[ws]_{64i+63..64i}, 64) \\
\quad \quad r \leftarrow \text{ToFixPointFP}((\text{WR}[wt]_{64i+63..64i}, 64) \\
\quad \quad \text{WR[wd]}_{32i+31+\text{WRLEN}/2..32i+\text{WRLEN}/2} \leftarrow q \\
\quad \quad \text{WR[wd]}_{32i+31..32i} \leftarrow r \\
\text{endfor}
\]
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Truncate and Convert to Signed Integer

Format: 
FTRUNC_S.df

Purpose: Vector Floating-Point Truncate and Convert to Signed Integer

Description: 
wd[i] ← truncate_to_int_s(ws[i])

The floating-point elements in ws are truncated, i.e. rounded toward zero, to signed integer values. The rounding mode bits RM in MSA Control and Status Register MSACSR are not used. The result is written to vector wd.

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest signed integer value. The default result for negative numeric operands outside the range is the smallest signed integer value. The default result for NaN operands is zero.

The operands are values in floating-point data format df. The results are values in integer data format df.

Restrictions:
Data-dependent exceptions are possible.

Operation:

FTRUNC_S.W
for i in 0 .. WRLEN/32-1
    f ← TruncToIntSignedFP(WR[ws][32i+31..32i], 32)
    WR[wd][32i+31..32i] ← f
endfor

FTRUNC_S.D
for i in 0 .. WRLEN/64-1
    f ← TruncToIntSignedFP(WR[ws][64i+63..64i], 64)
    WR[wd][64i+63..64i] ← f
endfor

function TruncToIntSignedFP(tt, n)
/* Implementation defined floating-point truncation and signed integer conversion. */
endfunction TruncToIntSignedFP

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Floating-Point Truncate and Convert to Unsigned Integer

**Format:**

FTRUNC_U.df  
FTRUNC_U.W \(wd, ws\)  
FTRUNC_U.D \(wd, ws\)  

**Purpose:** Vector Floating-Point Truncate and Convert to Unsigned Integer

Vector floating-point truncate and convert to unsigned integer.

**Description:**  
\(wd[i] \leftarrow \text{truncate\_to\_int\_u}(ws[i])\)

The floating-point elements in \(ws\) are truncated, i.e. rounded toward zero, to unsigned integer values. The rounding mode bits RM in MSA Control and Status Register \(MSACSR\) are not used. The result is written to vector \(wd\).

The floating-point to integer conversion operation is exact as defined by the IEEE Standard for Floating-Point Arithmetic 754TM-2008, i.e. the Inexact exception is signaled if the result does not have the same numerical value as the input operand. In this case, the default result is the rounded result.

NaN values and numeric operands converting to an integer outside the range of the destination format signal the Invalid Operation exception. For positive numeric operands outside the range, the default result is the largest unsigned integer value. The default value for negative numeric operands is zero. The default result for NaN operands is zero.

The operands are values in floating_point data format \(df\). The results are values in integer data format \(df\).

**Restrictions:**

Data-dependent exceptions are possible.

**Operation:**

\[
\text{FTRUNC\_U.W} \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
\text{f } \leftarrow \text{TruncToIntUnsignedFP(WR[ws]_{32i+31}..32i, 32)} \\
\text{WR[wd]_{32i+31}..32i } \leftarrow f \\
\text{endfor} \\
\]

\[
\text{FTRUNC\_U.D} \\
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
\text{f } \leftarrow \text{TruncToIntUnsignedFP(WR[ws]_{64i+63}..64i, 64)} \\
\text{WR[wd]_{64i+63}..64i } \leftarrow f \\
\text{endfor} \\
\]

\[
\text{function TruncToIntUnsignedFP(tt, n)} \\
\text{/* Implementation defined floating-point truncation and unsigned integer conversion. */} \\
\text{endfunction TruncToIntUnsignedFP} \\
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception, MSA Floating Point Exception.
Vector Signed Horizontal Add

**Format:**
- **HADD_S.H** \(wd, ws, wt\)  
- **HADD_S.W** \(wd, ws, wt\)  
- **HADD_S.D** \(wd, ws, wt\)

**Purpose:** Vector Signed Horizontal Add

Vector sign extend and pairwise add the odd elements with the even elements to double width elements.

**Description:** \((wd[2i+1], wd[2i]) \leftarrow \text{signed}(ws[2i+1]) + \text{signed}(wt[2i])\)

The sign-extended odd elements in vector \(ws\) are added to the sign-extended even elements in vector \(wt\) producing a result twice the size of the input operands. The result is written to vector \(wd\).

The operands are values in integer data format half the size of \(df\). The results are values in integer data format \(df\).

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

```plaintext
HADD_S.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i \leftarrow hadd_s(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 8)
endfor

HADD_S.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i \leftarrow hadd_s(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 16)
endfor

HADD_S.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i \leftarrow hadd_s(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 32)
endfor
```

```plaintext
function hadd_s(ts, tt, n)
    t \leftarrow ((ts_{2n-1})^n || ts_{2n-1..n}) + ((tt_{n-1})^n || tt_{n-1..0})
    return t
endfunction hadd_s
```

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Horizontal Add

**Format:**

- HADD_U.H \(wd, ws, wt\)
- HADD_U.W \(wd, ws, wt\)
- HADD_U.D \(wd, ws, wt\)

**Purpose:** Vector Unsigned Horizontal Add

Vector zero extend and pairwise add the odd elements with the even elements to double width elements.

**Description:**

\[(wd[2i+1], wd[2i]) \leftarrow \text{unsigned}(ws[2i+1]) + \text{unsigned}(wt[2i])\]

The zero-extended odd elements in vector \(ws\) are added to the zero-extended even elements in vector \(wt\) producing a result twice the size of the input operands. The result is written to vector \(wd\).

The operands are values in integer data format half the size of \(df\). The results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

HADD_U.H

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
\text{WR}[wd]_{16i+15..16i} \leftarrow \text{hadd}_u(\text{WR}[ws]_{16i+15..16i}, \text{WR}[wt]_{16i+15..16i}, 8) \\
\text{endfor}
\]

HADD_U.W

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
\text{WR}[wd]_{32i+31..32i} \leftarrow \text{hadd}_u(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 16) \\
\text{endfor}
\]

HADD_U.D

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
\text{WR}[wd]_{64i+63..64i} \leftarrow \text{hadd}_u(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 32) \\
\text{endfor}
\]

function hadd_u(ts, tt, n)

\[
t \leftarrow (0^n || ts_{2n-1..n}) + (0^n || tt_{n-1..0})
\]

return t

endfunction hadd_u

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Signed Horizontal Subtract

**Format:**

HSUB_S.H \( wd,ws,wt \)  
HSUB_S.W \( wd,ws,wt \)  
HSUB_S.D \( wd,ws,wt \)

**Purpose:** Vector Signed Horizontal Subtract

Vector sign extend and pairwise subtract the even elements from the odd elements to double width elements.

**Description:** \( (wd[2i+1], wd[2i]) \leftarrow \text{signed}(ws[2i+1]) - \text{signed}(wt[2i]) \)

The sign-extended odd elements in vector \( wt \) are subtracted from the sign-extended even elements in vector \( wt \) producing a signed result twice the size of the input operands. The result is written to vector \( wd \).

The operands are values in integer data format half the size of \( df \). The results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```c
HSUB_S.H
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow \text{hsub_s}(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 8)
endfor

HSUB_S.W
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow \text{hsub_s}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 16)
endfor

HSUB_S.D
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow \text{hsub_s}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 32)
endfor

function hsub_s(ts, tt, n)
    t \leftarrow ((ts_{2n-1})^n || ts_{2n-1..n}) - ((tt_{n-1})^n || tt_{n-1..0})
    return t
endfunction hsub_s
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Horizontal Subtract

**Format:**

<table>
<thead>
<tr>
<th>HSUB_U.H</th>
<th>HSUB_U.W</th>
<th>HSUB_U.D</th>
</tr>
</thead>
<tbody>
<tr>
<td>wd,ws,wt</td>
<td>wd,ws,wt</td>
<td>wd,ws,wt</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Unsigned Horizontal Subtract

Vector zero extend and pairwise subtract the even elements from the odd elements to double width elements.

**Description:**

\[(wd[2i+1], \; wd[2i]) \leftarrow \text{unsigned}(ws[2i+1]) - \text{unsigned}(wt[2i])\]

The zero-extended odd elements in vector \( wt \) are subtracted from the zero-extended even elements in vector \( ws \) producing a signed result twice the size of the input operands. The result is written to vector \( wd \).

The operands are values in integer data format half the size of \( df \). The results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\begin{align*}
\text{HSUB\_U.H} & \quad \text{for } i \text{ in } 0 .. \text{WRLEN/16-1} \\
& \quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{hsub\_u}(\text{WR}[ws]_{16i+15..16i}, \text{WR}[wt]_{16i+15..16i}, 8) \\
& \quad \text{endfor} \\
\text{HSUB\_U.W} & \quad \text{for } i \text{ in } 0 .. \text{WRLEN/32-1} \\
& \quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{hsub\_u}(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 16) \\
& \quad \text{endfor} \\
\text{HSUB\_U.D} & \quad \text{for } i \text{ in } 0 .. \text{WRLEN/64-1} \\
& \quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{hsub\_u}(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 32) \\
& \quad \text{endfor}
\end{align*}
\]

\[
\begin{align*}
\text{function hsub\_u(ts, tt, n)} \\
& \quad t \leftarrow (0^n \mid \mid ts_{2n-1..n}) - (0^n \mid \mid tt_{n-1..0}) \\
& \quad \text{return } t \\
\end{align*}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Interleave Even

ILVEV.df

**Format:**

- ILVEV.B $wd,ws,wt$
- ILVEV.H $wd,ws,wt$
- ILVEV.W $wd,ws,wt$
- ILVEV.D $wd,ws,wt$

**Purpose:** Vector Interleave Even

Vector even elements interleave.

**Description:**

\[
wd[2i] \leftarrow wt[2i]; \quad wd[2i+1] \leftarrow ws[2i]
\]

Even elements in vectors $ws$ and $wt$ are copied to vector $wd$ alternating one element from $ws$ with one element from $wt$.

The operands and results are values in integer data format $df$.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

ILVEV.B

\[
\begin{align*}
\text{for } i & \in 0 \ldots \text{WRLEN}/16-1 \\
\quad j & \leftarrow 2 \times i \\
\quad k & \leftarrow 2 \times i + 1 \\
\quad \text{WR}[wd]_{8j+7..8j} & \leftarrow \text{WR}[wt]_{8j+7..8j} \\
\quad \text{WR}[wd]_{8k+7..8k} & \leftarrow \text{WR}[ws]_{8j+7..8j}
\end{align*}
\]

endfor

ILVEV.H

\[
\begin{align*}
\text{for } i & \in 0 \ldots \text{WRLEN}/32-1 \\
\quad j & \leftarrow 2 \times i \\
\quad k & \leftarrow 2 \times i + 1 \\
\quad \text{WR}[wd]_{16j+15..16j} & \leftarrow \text{WR}[wt]_{16j+15..16j} \\
\quad \text{WR}[wd]_{16k+15..16k} & \leftarrow \text{WR}[ws]_{16j+15..16j}
\end{align*}
\]

endfor

ILVEV.W

\[
\begin{align*}
\text{for } i & \in 0 \ldots \text{WRLEN}/64-1 \\
\quad j & \leftarrow 2 \times i \\
\quad k & \leftarrow 2 \times i + 1 \\
\quad \text{WR}[wd]_{32j+31..32j} & \leftarrow \text{WR}[wt]_{32j+31..32j} \\
\quad \text{WR}[wd]_{32k+31..32k} & \leftarrow \text{WR}[ws]_{32j+31..32j}
\end{align*}
\]

endfor

ILVEV.D

\[
\begin{align*}
\text{for } i & \in 0 \ldots \text{WRLEN}/128-1 \\
\quad j & \leftarrow 2 \times i \\
\quad k & \leftarrow 2 \times i + 1 \\
\quad \text{WR}[wd]_{64j+63..64j} & \leftarrow \text{WR}[wt]_{64j+63..64j} \\
\quad \text{WR}[wd]_{64k+63..64k} & \leftarrow \text{WR}[ws]_{64j+63..64j}
\end{align*}
\]
endfor

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Interleave Left

**Format:**

ILVL.df
- ILVL.B \(wd, ws, wt\) MSA
- ILVL.H \(wd, ws, wt\) MSA
- ILVL.W \(wd, ws, wt\) MSA
- ILVL.D \(wd, ws, wt\) MSA

**Purpose:** Vector Interleave Left

Vector left elements interleave.

**Description:** \(wd[2i] \leftarrow \text{left_half}(wt)[i]; \) \(wd[2i+1] \leftarrow \text{left_half}(ws)[i]\)

The left half elements in vectors \(ws\) and \(wt\) are copied to vector \(wd\) alternating one element from \(ws\) with one element from \(wt\).

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**ILVL.B**

for \(i\) in 0 .. WRLEN/16-1
- \(j \leftarrow 2 \times i\)
- \(k \leftarrow 2 \times i + 1\)
- \(WR[wd][8j+7..8j] \leftarrow WR[wt][8i+7+WRLEN/2..8i+WRLEN/2]\)
- \(WR[wd][8k+7..8k] \leftarrow WR[ws][8i+7+WRLEN/2..8i+WRLEN/2]\)
endfor

**ILVL.H**

for \(i\) in 0 .. WRLEN/32-1
- \(j \leftarrow 2 \times i\)
- \(k \leftarrow 2 \times i + 1\)
- \(WR[wd][16j+15..16j] \leftarrow WR[wt][16i+15+WRLEN/2..16i+WRLEN/2]\)
- \(WR[wd][16k+15..16k] \leftarrow WR[ws][16i+15+WRLEN/2..16i+WRLEN/2]\)
endfor

**ILVL.W**

for \(i\) in 0 .. WRLEN/64-1
- \(j \leftarrow 2 \times i\)
- \(k \leftarrow 2 \times i + 1\)
- \(WR[wd][32j+31..32j] \leftarrow WR[wt][32i+31+WRLEN/2..32i+WRLEN/2]\)
- \(WR[wd][32k+31..32k] \leftarrow WR[ws][32i+31+WRLEN/2..32i+WRLEN/2]\)
endfor

**ILVL.D**

for \(i\) in 0 .. WRLEN/128-1
- \(j \leftarrow 2 \times i\)
- \(k \leftarrow 2 \times i + 1\)
- \(WR[wd][64j+63..64j] \leftarrow WR[wt][64i+63+WRLEN/2..64i+WRLEN/2]\)
- \(WR[wd][64k+63..64k] \leftarrow WR[ws][64i+63+WRLEN/2..64i+WRLEN/2]\)
endfor

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Interleave Odd

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>ILVOD.df</td>
<td>Vector Interleave Odd</td>
</tr>
<tr>
<td>ILVOD.B $wd,ws,wt$</td>
<td>Vector odd elements interleave.</td>
</tr>
<tr>
<td>ILVOD.H $wd,ws,wt$</td>
<td>Odd elements in vectors $ws$ and $wt$ are copied to vector $wd$ alternating one element from $ws$ with one element from $wt$. The operands and results are values in integer data format $df$.</td>
</tr>
<tr>
<td>ILVOD.W $wd,ws,wt$</td>
<td>Restrictions:</td>
</tr>
<tr>
<td>ILVOD.D $wd,ws,wt$</td>
<td>No data-dependent exceptions are possible.</td>
</tr>
</tbody>
</table>

**Operation:**

```
for i in 0 .. WRLEN/16-1
    j ← 2 * i
    k ← 2 * i + 1
    $WR[wd][8j+7..8j] ← WR[wt][8k+7..8k]
    $WR[wd][8k+7..8k] ← WR[ws][8k+7..8k]
endfor

for i in 0 .. WRLEN/32-1
    j ← 2 * i
    k ← 2 * i + 1
    $WR[wd][16j+15..16j] ← WR[wt][16k+15..16k]
    $WR[wd][16k+15..16k] ← WR[ws][16k+15..16k]
endfor

for i in 0 .. WRLEN/64-1
    j ← 2 * i
    k ← 2 * i + 1
    $WR[wd][32j+31..32j] ← WR[wt][32k+31..32k]
    $WR[wd][32k+31..32k] ← WR[ws][32k+31..32k]
endfor

for i in 0 .. WRLEN/128-1
    j ← 2 * i
    k ← 2 * i + 1
    $WR[wd][64j+63..64j] ← WR[wt][64k+63..64k]
    $WR[wd][64k+63..64k] ← WR[ws][64k+63..64k]
```
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Interleave Right

**ILVR.df**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSA</td>
<td>0</td>
<td>1111</td>
<td>101</td>
<td>df</td>
<td>wt</td>
<td>ws</td>
<td>wd</td>
<td>3R</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>6</td>
<td>3</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>6</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:** ILVR.df

ILVR.B wd,ws,wt
ILVR.H wd,ws,wt
ILVR.W wd,ws,wt
ILVR.D wd,ws,wt

**Purpose:** Vector Interleave Right

Vector right elements interleave.

**Description:** wd[2i] \( \leftarrow \) right_half(wt)[i]; wd[2i+1] \( \leftarrow \) right_half(ws)[i]

The right half elements in vectors ws and wt are copied to vector wd alternating one element from ws with one element from wt.

The operands and results are values in integer data format df.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{ILVR.B}
\]

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/16-1}
\]

\[
j \leftarrow 2 \times i
\]

\[
k \leftarrow 2 \times i + 1
\]

\[
\text{WR[wd]}_{8j+7..8j} \leftarrow \text{WR[wt]}_{8i+7..8i}
\]

\[
\text{WR[wd]}_{8k+7..8k} \leftarrow \text{WR[ws]}_{8i+7..8i}
\]

\[\text{endfor}\]

\[
\text{ILVR.H}
\]

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/32-1}
\]

\[
j \leftarrow 2 \times i
\]

\[
k \leftarrow 2 \times i + 1
\]

\[
\text{WR[wd]}_{16j+15..16j} \leftarrow \text{WR[wt]}_{16i+15..16i}
\]

\[
\text{WR[wd]}_{16k+15..16k} \leftarrow \text{WR[ws]}_{16i+15..16i}
\]

\[\text{endfor}\]

\[
\text{ILVR.W}
\]

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/64-1}
\]

\[
j \leftarrow 2 \times i
\]

\[
k \leftarrow 2 \times i + 1
\]

\[
\text{WR[wd]}_{32j+31..32j} \leftarrow \text{WR[wt]}_{32i+31..32i}
\]

\[
\text{WR[wd]}_{32k+31..32k} \leftarrow \text{WR[ws]}_{32i+31..32i}
\]

\[\text{endfor}\]

\[
\text{ILVR.D}
\]

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/128-1}
\]

\[
j \leftarrow 2 \times i
\]

\[
k \leftarrow 2 \times i + 1
\]

\[
\text{WR[wd]}_{64j+63..64j} \leftarrow \text{WR[wt]}_{64i+63..64i}
\]

\[
\text{WR[wd]}_{64k+63..64k} \leftarrow \text{WR[ws]}_{64i+63..64i}
\]
endfor

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
GPR Insert Element

**Format:**

| INSERT.B | wd[n],rs |
| INSERT.H | wd[n],rs |
| INSERT.W | wd[n],rs |
| INSERT.D | wd[n],rs |

**Purpose:** GPR Insert Element

GPR value copied to vector element.

**Description:**

wd[n] ← rs

Set element n in vector wd to GPR rs value. All other elements in vector wd are unchanged. If the source GPR is wider than the destination data format, the destination's elements will be set to the least significant bits of the GPR.

The operands and results are values in data format df.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

INSERT.B

WR[wd]_{8n+7..8n} ← GPR[rs]_{7..0}

INSERT.H

WR[wd]_{16n+15..16n} ← GPR[rs]_{15..0}

INSERT.W

WR[wd]_{32n+31..32n} ← GPR[rs]_{31..0}

INSERT.D

WR[wd]_{64n+63..64n} ← GPR[rs]_{63..0}

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Element Insert Element

**INSVE.df**

### Format:

- **INSVE.B** \( wd[n], ws[0] \)
- **INSVE.H** \( wd[n], ws[0] \)
- **INSVE.W** \( wd[n], ws[0] \)
- **INSVE.D** \( wd[n], ws[0] \)

**Purpose:** Element Insert Element

Element value copied to vector element.

**Description:**

- \( wd[n] \leftarrow ws[0] \)

Set element \( n \) in vector \( wd \) to element 0 in vector \( ws \) value. All other elements in vector \( wd \) are unchanged.

The operands and results are values in data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- **INSVE.B**
  
  \[ WR[wd]_{8n+7..8n} \leftarrow WR[ws]_{7..0} \]

- **INSVE.H**
  
  \[ WR[wd]_{16n+15..16n} \leftarrow WR[ws]_{15..0} \]

- **INSVE.W**
  
  \[ WR[wd]_{32n+31..32n} \leftarrow WR[ws]_{31..0} \]

- **INSVE.D**
  
  \[ WR[wd]_{64n+63..64n} \leftarrow WR[ws]_{63..0} \]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
### Vector Load

#### Format:

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>LD.B</td>
<td>( wd, s10(rs) )</td>
</tr>
<tr>
<td>LD.H</td>
<td>( wd, s10(rs) )</td>
</tr>
<tr>
<td>LD.W</td>
<td>( wd, s10(rs) )</td>
</tr>
<tr>
<td>LD.D</td>
<td>( wd, s10(rs) )</td>
</tr>
</tbody>
</table>

#### Purpose:

Vector load element-by-element from base register plus offset memory address,

#### Description:

\[ wd[i] \leftarrow \text{memory[rs + (s10 + i) \times \text{sizeof}(wd[i])]} \]

The \( WRLEN / 8 \) bytes at the effective memory location addressed by the base \( rs \) and the 10-bit signed immediate offset \( s10 \) are fetched and placed in \( wd \) as elements of data format \( df \).

The \( s10 \) offset in data format \( df \) units is added to the base \( rs \) to form the effective memory location address. \( rs \) and the effective memory location address have no alignment restrictions.

If the effective memory location address is element aligned, the vector load instruction is atomic at the element level with no guaranteed ordering among elements, i.e. each element load is an atomic operation issued in no particular order with respect to the element's vector position.

By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format \( df \). The assembler determines the \( s10 \) bitfield value dividing the byte offset by the size of the data format \( df \).

#### Restrictions:

Address-dependent exceptions are possible.

#### Operation:

- \( LD.B \):
  
  \[
  a \leftarrow rs + s10
  \]
  
  LoadByteVector(WR[\( wd \)\_WRLEN-1..0], \( a \), WRLEN/8)

- \( LD.H \):
  
  \[
  a \leftarrow rs + s10 \times 2
  \]
  
  LoadHalfwordVector(WR[\( wd \)\_WRLEN-1..0], \( a \), WRLEN/16)

- \( LD.W \):
  
  \[
  a \leftarrow rs + s10 \times 4
  \]
  
  LoadWordVector(WR[\( wd \)\_WRLEN-1..0], \( a \), WRLEN/32)

- \( LD.D \):
  
  \[
  a \leftarrow rs + s10 \times 8
  \]
  
  LoadDoublewordVector(WR[\( wd \)\_WRLEN-1..0], \( a \), WRLEN/64)

#### Functions:

- \( \text{function LoadByteVector}(ts, a, n) \):
  
    /* Implementation defined load ts vector of n bytes from virtual address a. */
  
  endfunction LoadByteVector

- \( \text{function LoadHalfwordVector}(ts, a, n) \):
  
    /* Implementation defined load ts vector of n halfwords from
vector address a. */
endfunction LoadHalfwordVector

function LoadWordVector(ts, a, n)
    /* Implementation defined load ts vector of n words from virtual
       address a. */
endfunction LoadWordVector

function LoadDoublewordVector(ts, a, n)
    /* Implementation defined load ts vector of n doublewords from
       virtual address a. */
endfunction LoadDoublewordVector

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception. Data access TLB and Address Error Exceptions.
Immediate Load

Immediate value replicated across all destination elements.

**Description:** \(wd[i] \leftarrow s10\)

The signed immediate \(s10\) is replicated in all \(wd\) elements. For byte elements, only the least significant 8 bits of \(s10\) will be used.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**LDI.B**

\[
t \leftarrow s10_{7..0}
\]

for \(i\) in 0 .. \(\text{WRLEN}/8-1\)

\[
\text{WR}[wd]_{8i+7..8i} \leftarrow t
\]

endfor

**LDI.H**

\[
t \leftarrow (s10_{9})_6 || s10_{9..0}
\]

for \(i\) in 0 .. \(\text{WRLEN}/16-1\)

\[
\text{WR}[wd]_{16i+15..16i} \leftarrow t
\]

endfor

**LDI.W**

\[
t \leftarrow (s10_{9})_{22} || s10_{9..0}
\]

for \(i\) in 0 .. \(\text{WRLEN}/32-1\)

\[
\text{WR}[wd]_{32i+31..32i} \leftarrow t
\]

endfor

**LDI.D**

\[
t \leftarrow (s10_{9})_{54} || s10_{9..0}
\]

for \(i\) in 0 .. \(\text{WRLEN}/64-1\)

\[
\text{WR}[wd]_{64i+63..64i} \leftarrow t
\]

endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
**Left Shift Add**

**Format:**

```
LSA rd,rs,rt,sa
```

**Purpose:** Left Shift Add

To left-shift a word by a fixed number of bits and add the result to another word.

**Description:**

\[ GPR[rd] \leftarrow (GPR[rs] \ll (sa + 1)) + GPR[rt] \]

The 32-bit word value in GPR rs is shifted left, inserting zeros into the emptied bits; the 32-bit word result is added to the 32-bit value in GPR rt and the 32-bit arithmetic result is sign-extended and placed into GPR rd.

No Integer Overflow exception occurs under any circumstances.

**Restrictions:**

A Reserved Instruction Exception is signaled if MSA implementation is not present.

If GPR rt does not contain sign-extended 32-bit values (bits 63..31 equal), then the result of the operation is **UNPREDICTABLE**.

**Operation:**

```c
if NotWordValue(GPR[rt]) then
    UNPREDICTABLE
else
    if Config3MSAP = 1 then
        s ← sa + 1
        temp ← (GPR[rs]_31..0) || 0^s + GPR[rt]
        GPR[rd] ← sign_extend(temp31..0)
    else
        SignalException(ReservedInstruction)
    endif
endif
```

**Exceptions:**

Reserved Instruction Exception.

**Programming Notes:**

Unlike nearly all other word operations, the LSA input operand GPR rs does not have to be a properly sign-extended word value to produce a valid sign-extended 32-bit result. The result word is always sign-extended into a 64-bit destination register.
Vector Fixed-Point Multiply and Add

**Format:**

MADD_Q.H wd,ws,wt
MADD_Q.W wd,ws,wt

**Purpose:** Vector Fixed-Point Multiply and Add

Vector fixed-point multiply and add.

**Description:**

\[ wd[i] \leftarrow \text{saturation}(wd[i] + ws[i] \times wt[i]) \]

The products of fixed-point elements in vector \( wt \) by fixed-point elements in vector \( ws \) are added to the fixed-point elements in vector \( wd \). The multiplication result is not saturated, i.e. exact \((-1) \times (-1) = 1\) is added to the destination. The saturated fixed-point results are stored back to \( wd \).

Internally, the multiplication and addition operate on data double the size of \( df \). Truncation to fixed-point data format \( df \) is performed at the very last stage, after saturation.

The operands and results are values in fixed-point data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

MADD_Q.H

```
for i in 0 .. WRLEN/16-1
    WR[wd][16i+15..16i] \leftarrow q_madd(WR[wd][16i+15..16i], WR[ws][16i+15..16i], WR[wt][16i+15..16i], 16)
endfor
```

MADD_Q.W

```
for i in 0 .. WRLEN/32-1
    WR[wd][32i+31..32i] \leftarrow q_madd(WR[wd][32i+31..32i], WR[ws][32i+31..32i], WR[wt][32i+31..32i], 32)
endfor
```

```
function mulx_s(ts, tt, n)
    s \leftarrow (t^n_{n-1}) || t^n_{n-1..0}
    t \leftarrow (t^n_{n-1}) || t^n_{n-1..0}
    p \leftarrow s \times t
    return p^n_{n-1..0}
endfunction mulx_s
```

```
function sat_s(tt, n, b)
    if \( tt_{n-1} = 0 \) and \( tt_{n-1..b-1} \neq 0^n_{b+1} \) then
        return \( 0^n_{b+1} \) || \( 1^b_{-1} \)
    endif
    if \( tt_{n-1} = 1 \) and \( tt_{n-1..b-1} \neq 1^n_{b+1} \) then
        return \( 1^n_{b+1} \) || \( 0^b_{-1} \)
    else
        return tt
    endif
```

<table>
<thead>
<tr>
<th>MSA</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3RF</th>
</tr>
</thead>
<tbody>
<tr>
<td>011110</td>
<td>1</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>6</td>
</tr>
</tbody>
</table>

31 26 25 22 21 20 16 15 11 10 6 5 0

MIPS® Architecture for Programmers Volume IV-j: The MIPS64® SIMD Architecture Module, Revision 1.12
endfunction sat_s

function q_madd(td, ts, tt, n)
  p ← mulx_s(ts, tt, n)
  d ← (td_{n-1} || td_{n-1}..0 || 0^{n-1}) + p_{2n-1..0}
  d ← sat_s(d_{2n-1..n-1}, n+1, n)
  return d_{n-1..0}
endfunction q_madd

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Fixed-Point Multiply and Add Rounded

**Format:**

<table>
<thead>
<tr>
<th>MADDR_Q.H</th>
<th>wd, ws, wt</th>
</tr>
</thead>
<tbody>
<tr>
<td>MADDR_Q.W</td>
<td>wd, ws, wt</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Fixed-Point Multiply and Add Rounded

Vector fixed-point multiply and add rounded.

**Description:**

\[ wd[i] \leftarrow \text{saturate}(\text{round}(wd[i] + ws[i] \times wt[i])) \]

The products of fixed-point elements in vector \( wt \) by fixed-point elements in vector \( ws \) are added to the fixed-point elements in vector \( wd \). The multiplication result is not saturated, i.e. exact \((-1) \times (-1) = 1\) is added to the destination. The rounded and saturated fixed-point results are stored back to \( wd \).

Internally, the multiplication, addition, and rounding operate on data double the size of \( df \). Truncation to fixed-point data format \( df \) is performed at the very last stage, after saturation.

The rounding is done by adding 1 to the most significant bit that is going to be discarded at truncation.

The operands and results are values in fixed-point data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```plaintext
MADDR_Q.H
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} <- q_maddr(WR[wd]_{16i+15..16i}, WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
endfor

MADDR_Q.W
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} <- q_maddr(WR[wd]_{32i+31..32i}, WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
endfor
```

```plaintext
function mulx_s(ts, tt, n)
    s <- (ts_{n-1})n || ts_{n-1..0}
    t <- (tt_{n-1})n || tt_{n-1..0}
    p <- s * t
    return p_{2n-1..0}
endfunction mulx_s
```

```plaintext
function sat_s(tt, n, b)
    if tt_{n-1} == 0 and tt_{n-1..b-1} != 0^{n-b+1} then
        return 0^{n-b+1} || 1b-1
    endif
    if tt_{n-1} == 1 and tt_{n-1..b-1} != 1^{n-b+1} then
        return 1^{n-b+1} || 0b-1
    else
        return tt
endfunction sat_s
```
endif
endfunction sat_s

function q_maddr(td, ts, tt, n)
    p ← mulx_s(ts, tt, n)
    d ← (td_{n-1} || td_{n-1..0} || 0^{n-1}) + p_{2n-1..0}
    d ← d + (1 || 0^{n-2})
    d ← sat_s(d_{2n-1..n-1}, n+1, n)
    return d_{n-1..0}
endfunction q_maddr

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Multiply and Add

**Format:**

MADDV.df

MADDV.B  wd,ws,wt  MSA
MADDV.H  wd,ws,wt  MSA
MADDV.W  wd,ws,wt  MSA
MADDV.D  wd,ws,wt  MSA

**Purpose:**

Vector Multiply and Add

Vector multiply and add.

**Description:**

\[ wd[i] \leftarrow wd[i] + ws[i] \times wt[i] \]

The integer elements in vector \( wt \) are multiplied by integer elements in vector \( ws \) and added to the integer elements in vector \( wd \). The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

MADDV.B

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/8}-1 \\
\text{WR}[wd]_{8i+7..8i} \leftarrow \text{WR}[wd]_{8i+7..8i} + \text{WR}[ws]_{8i+7..8i} \times \text{WR}[wt]_{8i+7..8i}
\]

endfor

MADDV.H

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/16}-1 \\
\text{WR}[wd]_{16i+15..16i} \leftarrow \text{WR}[wd]_{16i+15..16i} + \text{WR}[ws]_{16i+15..16i} \times \text{WR}[wt]_{16i+15..16i}
\]

endfor

MADDV.W

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/32}-1 \\
\text{WR}[wd]_{32i+31..32i} \leftarrow \text{WR}[wd]_{32i+31..32i} + \text{WR}[ws]_{32i+31..32i} \times \text{WR}[wt]_{32i+31..32i}
\]

endfor

MADDV.D

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/64}-1 \\
\text{WR}[wd]_{64i+63..64i} \leftarrow \text{WR}[wd]_{64i+63..64i} + \text{WR}[ws]_{64i+63..64i} \times \text{WR}[wt]_{64i+63..64i}
\]

endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Maximum Based on Absolute Values

Format:

**MAX_A.df**

**MAX_A.B** \(wd, ws, wt\)  
**MAX_A.H** \(wd, ws, wt\)  
**MAX_A.W** \(wd, ws, wt\)  
**MAX_A.D** \(wd, ws, wt\)

Purpose: Vector Maximum Based on Absolute Values

Vector and vector maximum based on the absolute values.

Description:

\[ wd[i] \leftarrow \text{absolute_value}(ws[i]) \overset{>}{\smile} \text{absolute_value}(wt[i]) \? ws[i] : wt[i] \]

The value with the largest magnitude, i.e. absolute value, between corresponding signed elements in vector \(ws\) and vector \(wt\) are written to vector \(wd\).

The minimum negative value representable has the largest absolute value.

The operands and results are values in integer data format \(df\).

Restrictions:

No data-dependent exceptions are possible.

Operation:

**MAX_A.B**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN/8}-1 \\
\quad WR[wd]_{8i+7..8i} \leftarrow \text{max}_a(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8) \\
\text{endfor}
\]

**MAX_A.H**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN/16}-1 \\
\quad WR[wd]_{16i+15..16i} \leftarrow \text{max}_a(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16) \\
\text{endfor}
\]

**MAX_A.W**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN/32}-1 \\
\quad WR[wd]_{32i+31..32i} \leftarrow \text{max}_a(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32) \\
\text{endfor}
\]

**MAX_A.D**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN/64}-1 \\
\quad WR[wd]_{64i+63..64i} \leftarrow \text{max}_a(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64) \\
\text{endfor}
\]

function abs(tt, n)

\[
\text{if } tt_{n-1} = 1 \text{ then} \\
\quad \text{return } -tt_{n-1}..0 \\
\text{else} \\
\quad \text{return } tt_{n-1}..0 \\
\text{endif}
\]

endfunction abs
function max_a(ts, tt, n)
    t ← 0 || abs(tt, n)
    s ← 0 || abs(ts, n)
    if t < s then
        return ts
    else
        return tt
    endif
endfunction max_a

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Signed Maximum

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
<th>MSA</th>
</tr>
</thead>
<tbody>
<tr>
<td>MAX_S.B</td>
<td>( \text{max}(\text{ws}[i], \text{wt}[i]) )</td>
<td>MSA</td>
</tr>
<tr>
<td>MAX_S.H</td>
<td>( \text{max}(\text{ws}[i], \text{wt}[i]) )</td>
<td>MSA</td>
</tr>
<tr>
<td>MAX_S.W</td>
<td>( \text{max}(\text{ws}[i], \text{wt}[i]) )</td>
<td>MSA</td>
</tr>
<tr>
<td>MAX_S.D</td>
<td>( \text{max}(\text{ws}[i], \text{wt}[i]) )</td>
<td>MSA</td>
</tr>
</tbody>
</table>

**Purpose:**

Vector and vector signed maximum.

**Description:**

\[
\text{wd}[i] \leftarrow \text{max}(\text{ws}[i], \text{wt}[i])
\]

Maximum values between signed elements in vector \( \text{wt} \) and signed elements in vector \( \text{ws} \) are written to vector \( \text{wd} \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[\text{MAX}_S.B \quad \text{for } i \in 0 .. \text{WRLEN}/8-1 \]
\[\quad \text{WR}[\text{wd}]_{8i+7..8i} \leftarrow \text{max}_s(\text{WR}[\text{ws}]_{8i+7..8i}, \text{WR}[\text{wt}]_{8i+7..8i}, 8) \]
\[\text{endfor} \]

\[\text{MAX}_S.H \quad \text{for } i \in 0 .. \text{WRLEN}/16-1 \]
\[\quad \text{WR}[\text{wd}]_{16i+15..16i} \leftarrow \text{max}_s(\text{WR}[\text{ws}]_{16i+15..16i}, \text{WR}[\text{wt}]_{16i+15..16i}, 16) \]
\[\text{endfor} \]

\[\text{MAX}_S.W \quad \text{for } i \in 0 .. \text{WRLEN}/32-1 \]
\[\quad \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow \text{max}_s(\text{WR}[\text{ws}]_{32i+31..32i}, \text{WR}[\text{wt}]_{32i+31..32i}, 32) \]
\[\text{endfor} \]

\[\text{MAX}_S.D \quad \text{for } i \in 0 .. \text{WRLEN}/64-1 \]
\[\quad \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow \text{max}_s(\text{WR}[\text{ws}]_{64i+63..64i}, \text{WR}[\text{wt}]_{64i+63..64i}, 64) \]
\[\text{endfor} \]

**Function:**

\[\text{max}_s(ts, tt, n) \]
\[\quad t \leftarrow tt_{n-1} \mid tt \]
\[\quad s \leftarrow ts_{n-1} \mid ts \]
\[\text{if } t < s \text{ then} \]
\[\quad \text{return } ts \]
\[\text{else} \]
\[\quad \text{return } tt \]
\[\text{endif} \]

endfunction \( \text{max}_s \)
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Maximum

**Purpose:** Vector Unsigned Maximum

Vector and vector unsigned maximum.

**Description:**

\[ wd[i] \leftarrow \max(wt[i], ws[i]) \]

Maximum values between unsigned elements in vector \( wt \) and unsigned elements in vector \( ws \) are written to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\begin{align*}
\text{MAX}_U.B & \quad \text{for } i \in 0 \ldots \text{WRLEN}/8-1 \\
& \quad \quad WR[wd]_{8i+7..8i} \leftarrow \text{max}_u(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8) \\
& \quad \text{endfor}
\end{align*}
\]

\[
\begin{align*}
\text{MAX}_U.H & \quad \text{for } i \in 0 \ldots \text{WRLEN}/16-1 \\
& \quad \quad WR[wd]_{16i+15..16i} \leftarrow \text{max}_u(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16) \\
& \quad \text{endfor}
\end{align*}
\]

\[
\begin{align*}
\text{MAX}_U.W & \quad \text{for } i \in 0 \ldots \text{WRLEN}/32-1 \\
& \quad \quad WR[wd]_{32i+31..32i} \leftarrow \text{max}_u(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32) \\
& \quad \text{endfor}
\end{align*}
\]

\[
\begin{align*}
\text{MAX}_U.D & \quad \text{for } i \in 0 \ldots \text{WRLEN}/64-1 \\
& \quad \quad WR[wd]_{64i+63..64i} \leftarrow \text{max}_u(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64) \\
& \quad \text{endfor}
\end{align*}
\]

\[
\begin{align*}
\text{function } \text{max}_u(t, tt) \\
& \quad t \leftarrow 0 || tt \\
& \quad s \leftarrow 0 || ts \\
& \quad \text{if } t < s \text{ then} \\
& \quad \quad \text{return } ts \\
& \quad \text{else} \\
& \quad \quad \text{return } tt \\
& \quad \text{endif}
\end{align*}
\]

\[
\begin{align*}
& \text{endfunction } \text{max}_u
\end{align*}
\]
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Signed Maximum

**Format:**  
{MAXI_S.df}  
{MAXI_S.B \(wd, ws, s5\)}  
{MAXI_S.H \(wd, ws, s5\)}  
{MAXI_S.W \(wd, ws, s5\)}  
{MAXI_S.D \(wd, ws, s5\)}  

**Purpose:** Immediate Signed Maximum  
Immediate and vector signed maximum.

**Description:** \(wd[i] \leftarrow \text{max}(ws[i], s5)\)  
Maximum values between signed elements in vector \(ws\) and the 5-bit signed immediate \(s5\) are written to vector \(wd\).  
The operands and results are values in integer data format \(df\).

**Restrictions:**  
No data-dependent exceptions are possible.

**Operation:**

\[
\text{function max_s(ts, tt, n)}
\text{\quad t} \leftarrow \text{tt}_{n-1} || \text{tt}
\text{\quad s} \leftarrow \text{ts}_{n-1} || \text{ts}
\text{\quad if } t < s \text{ then}
\text{\quad \quad return ts}
\text{\quad else}
\text{\quad \quad return tt}
\]

<table>
<thead>
<tr>
<th>MSA</th>
<th>011110</th>
<th>df</th>
<th>s5</th>
<th>ws</th>
<th>wd</th>
<th>I5</th>
<th>000110</th>
</tr>
</thead>
<tbody>
<tr>
<td>31</td>
<td>26</td>
<td>25</td>
<td>23</td>
<td>22</td>
<td>21</td>
<td>16</td>
<td>11</td>
</tr>
</tbody>
</table>

31 26 25 23 22 21 20 16 15 11 10 6 5 0

MSA 011110 010 df s5 ws wd I5 000110
endif
endfunction max_s

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Unsigned Maximum

**Format:**

MAXI_U.df

- MAXI_U.B \(wd, ws, u5\)
- MAXI_U.H \(wd, ws, u5\)
- MAXI_U.W \(wd, ws, u5\)
- MAXI_U.D \(wd, ws, u5\)

**Purpose:** Immediate Unsigned Maximum

Immediate and vector unsigned maximum.

**Description:**

\(wd[i] \leftarrow \max(ws[i], u5)\)

Maximum values between unsigned elements in vector \(ws\) and the 5-bit unsigned immediate \(u5\) are written to vector \(wd\).

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{MAXI}_U.B
\]

\[
t \leftarrow 0^3 \ || \ u5_4..0
\]

\[
\text{for} \ i \ \text{in} \ 0 .. \text{WRLEN}/8-1
\]

\[
\text{WR}[wd]_{8i+7..8i} \leftarrow \max_u(\text{WR}[ws]_{8i+7..8i}, t, 8)
\]

\[
\text{endfor}
\]

\[
\text{MAXI}_U.H
\]

\[
t \leftarrow 0^{11} \ || \ u5_4..0
\]

\[
\text{for} \ i \ \text{in} \ 0 .. \text{WRLEN}/16-1
\]

\[
\text{WR}[wd]_{16i+15..16i} \leftarrow \max_u(\text{WR}[ws]_{16i+15..16i}, t, 16)
\]

\[
\text{endfor}
\]

\[
\text{MAXI}_U.W
\]

\[
t \leftarrow 0^{27} \ || \ u5_4..0
\]

\[
\text{for} \ i \ \text{in} \ 0 .. \text{WRLEN}/32-1
\]

\[
\text{WR}[wd]_{32i+31..32i} \leftarrow \max_u(\text{WR}[ws]_{32i+31..32i}, t, 32)
\]

\[
\text{endfor}
\]

\[
\text{MAXI}_U.D
\]

\[
t \leftarrow 0^{59} \ || \ u5_4..0
\]

\[
\text{for} \ i \ \text{in} \ 0 .. \text{WRLEN}/64-1
\]

\[
\text{WR}[wd]_{64i+63..64i} \leftarrow \max_u(\text{WR}[ws]_{64i+63..64i}, t, 64)
\]

\[
\text{endfor}
\]

**function max_u(ts, tt, n)**

\[
t \leftarrow 0 \ || \ tt
\]

\[
s \leftarrow 0 \ || \ ts
\]

- if \( t < s \) then
  
  return \( ts \)

- else

```cpp
function max_u(ts, tt, n)
    t ← 0 || tt
    s ← 0 || ts
    if t < s then
        return ts
    else
```
Immediate Unsigned Maximum

```assembly
return tt
endif
endfunction max_u
```

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception.
Vector Minimum Based on Absolute Value

**Format:**

<table>
<thead>
<tr>
<th>MIN_A.B</th>
<th>MIN_A.H</th>
<th>MIN_A.W</th>
<th>MIN_A.D</th>
</tr>
</thead>
<tbody>
<tr>
<td>wd, ws, wt</td>
<td>wd, ws, wt</td>
<td>wd, ws, wt</td>
<td>wd, ws, wt</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Minimum Based on Absolute Value

Vector and vector minimum based on the absolute values.

**Description:**

\[
wd[i] \leftarrow \text{absolute\_value}(ws[i]) < \text{absolute\_value}(wt[i])? \text{ws}[i]: \text{wt}[i]
\]

The value with the smallest magnitude, i.e. absolute value, between corresponding signed elements in vector \text{ws} and vector \text{wt} are written to vector \text{wd}.

The minimum negative value representable has the largest absolute value.

The operands and results are values in integer data format \text{df}.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
function min_a(ts, tt, n)
    t <- 0 || abs(tt, n)
    s <- 0 || abs(ts, n)
    if t > s then
        return ts
    else
        return tt
    endif
```

```
MIN_A.B
for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i <- min_a(WR[ws]8i+7..8i, WR[wt]8i+7..8i, 8)
endfor

MIN_A.H
for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i <- min_a(WR[ws]16i+15..16i, WR[wt]16i+15..16i, 16)
endfor

MIN_A.W
for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i <- min_a(WR[ws]32i+31..32i, WR[wt]32i+31..32i, 32)
endfor

MIN_A.D
for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i <- min_a(WR[ws]64i+63..64i, WR[wt]64i+63..64i, 64)
endfor
```
Vector Minimum Based on Absolute Value

endfunction min_a

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
**Vector Signed Minimum**

**Format:**

- MIN_S.B $wd,ws,wt$
- MIN_S.H $wd,ws,wt$
- MIN_S.W $wd,ws,wt$
- MIN_S.D $wd,ws,wt$

**Purpose:** Vector Signed Minimum

Vector and vector signed minimum.

**Description:**

$wd[i] \leftarrow \min(ws[i], wt[i])$

Minimum values between signed elements in vector $wt$ and signed elements in vector $ws$ are written to vector $wd$.

The operands and results are values in integer data format $df$.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
function min_s(ts, tt, n)
    t \leftarrow \tt_{n-1} || tt
    s \leftarrow \ts_{n-1} || ts
    if t > s then
        return ts
    else
        return tt
    endif
endfunction min_s
```
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Minimum

**Format:**

- **MIN_U.B** \( wd, ws, wt \)
- **MIN_U.H** \( wd, ws, wt \)
- **MIN_U.W** \( wd, ws, wt \)
- **MIN_U.D** \( wd, ws, wt \)

**Purpose:** Vector Unsigned Minimum

Vector and vector unsigned minimum.

**Description:**

\[ wd[i] \leftarrow \min(ws[i], wt[i]) \]

Minimum values between unsigned elements in vector \( wt \) and unsigned elements in vector \( ws \) are written to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[ \text{MIN_U.B} \]

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \\
\quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{min}_u(\text{WR}[ws]_{8i+7..8i}, \text{WR}[wt]_{8i+7..8i}, 8)
\text{endfor}
\]

\[ \text{MIN_U.H} \]

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \\
\quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{min}_u(\text{WR}[ws]_{16i+15..16i}, \text{WR}[wt]_{16i+15..16i}, 16)
\text{endfor}
\]

\[ \text{MIN_U.W} \]

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{min}_u(\text{WR}[ws]_{32i+31..32i}, \text{WR}[wt]_{32i+31..32i}, 32)
\text{endfor}
\]

\[ \text{MIN_U.D} \]

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{min}_u(\text{WR}[ws]_{64i+63..64i}, \text{WR}[wt]_{64i+63..64i}, 64)
\text{endfor}
\]

\[ \text{function } \text{min}_u(ts, tt, n) \]

\[
\quad t \leftarrow 0 || tt \\
\quad s \leftarrow 0 || ts \\
\quad \text{if } t > s \text{ then} \\
\qquad \text{return } ts \\
\qquad \text{else} \\
\qquad \text{return } tt \\
\quad \text{endif}
\]

\[ \text{endfunction } \text{min}_u \]
<table>
<thead>
<tr>
<th>Vector Unsigned Minimum</th>
<th>MIN_U.df</th>
</tr>
</thead>
</table>

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Signed Minimum

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MINI_S.B</td>
<td>(wd, ws, s5)</td>
</tr>
<tr>
<td>MINI_S.H</td>
<td>(wd, ws, s5)</td>
</tr>
<tr>
<td>MINI_S.W</td>
<td>(wd, ws, s5)</td>
</tr>
<tr>
<td>MINI_S.D</td>
<td>(wd, ws, s5)</td>
</tr>
</tbody>
</table>

**Purpose:** Immediate Signed Minimum

Immediate and vector signed minimum.

**Description:**

Minimum values between signed elements in vector \(ws\) and the 5-bit signed immediate \(s5\) are written to vector \(wd\).

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```plaintext
function min_s(ts, tt, n)
    t ← tt_{n-1} || tt
    s ← ts_{n-1} || ts
    if t > s then
        return ts
    else
        return tt
```
```
endif
endfunction min_s

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
```
Immediate Unsigned Minimum

**Format:**
- `MINI_U.B`  `wd, ws, u5`  
- `MINI_U.H`  `wd, ws, u5`  
- `MINI_U.W`  `wd, ws, u5`  
- `MINI_U.D`  `wd, ws, u5`

**Purpose:** Immediate Unsigned Minimum

Immediate and vector unsigned minimum.

**Description:**
- `wd[i] ← min(ws[i], u5)`

Minimum values between unsigned elements in vector `ws` and the 5-bit unsigned immediate `u5` are written to vector `wd`.

The operands and results are values in integer data format `df`.

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

```plaintext
MINI_U.B
   t ← 03 || u54..0
   for i in 0 .. WRLEN/8-1
       WR[wd]8i+7..8i ← min_u(WR[ws]8i+7..8i, t, 8)
   endfor

MINI_U.H
   t ← 011 || u54..0
   for i in 0 .. WRLEN/16-1
       WR[wd]16i+15..16i ← min_u(WR[ws]16i+15..16i, t, 16)
   endfor

MINI_U.W
   t ← 027 || u54..0
   for i in 0 .. WRLEN/32-1
       WR[wd]32i+31..32i ← min_u(WR[ws]32i+31..32i, t, 32)
   endfor

MINI_U.D
   t ← 059 || u54..0
   for i in 0 .. WRLEN/64-1
       WR[wd]64i+63..64i ← min_u(WR[ws]64i+63..64i, t, 64)
   endfor

function min_u(ts, tt, n)
   t ← 0 || tt
   s ← 0 || ts
   if t > s then
       return ts
   else
```
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Signed Modulo

**Format:**
- MOD_S.B \( wd,ws,wt \)  
- MOD_S.H \( wd,ws,wt \)  
- MOD_S.W \( wd,ws,wt \)  
- MOD_S.D \( wd,ws,wt \)  

**Purpose:** Vector Signed Modulo

Vector signed remainder (modulo).

**Description:**
\[ wd[i] \leftarrow ws[i] \mod wt[i] \]

The signed integer elements in vector \( ws \) are divided by signed integer elements in vector \( wt \). The remainder of the same sign as the dividend is written to vector \( wd \). If a divisor element vector \( wt \) is zero, the result value is UNPREDICTABLE.

The operands and results are values in integer data format \( df \).

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

MOD_S.B
\[
\text{for } i \text{ in } 0 .. \text{ WRLEN/8}-1 \\
\quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{WR}[ws]_{8i+7..8i} \mod \text{WR}[wt]_{8i+7..8i}
\]
endfor

MOD_S.H
\[
\text{for } i \text{ in } 0 .. \text{ WRLEN/16}-1 \\
\quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{WR}[ws]_{16i+15..16i} \mod \text{WR}[wt]_{16i+15..16i}
\]
endfor

MOD_S.W
\[
\text{for } i \text{ in } 0 .. \text{ WRLEN/32}-1 \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{WR}[ws]_{32i+31..32i} \mod \text{WR}[wt]_{32i+31..32i}
\]
endfor

MOD_S.D
\[
\text{for } i \text{ in } 0 .. \text{ WRLEN/64}-1 \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{WR}[ws]_{64i+63..64i} \mod \text{WR}[wt]_{64i+63..64i}
\]
endfor

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Modulo

Vector unsigned remainder (modulo).

**Description:**

\[ wd[i] \leftarrow ws[i] \mod wt[i] \]

The unsigned integer elements in vector \( ws \) are divided by unsigned integer elements in vector \( wt \). The remainder is written to vector \( wd \). If a divisor element vector \( wt \) is zero, the result value is **UNPREDICTABLE**.

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**MOD_U.B**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
\quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{WR}[ws]_{8i+7..8i} \mod \text{WR}[wt]_{8i+7..8i}
\]

**MOD_U.H**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
\quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{WR}[ws]_{16i+15..16i} \mod \text{WR}[wt]_{16i+15..16i}
\]

**MOD_U.W**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
\quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{WR}[ws]_{32i+31..32i} \mod \text{WR}[wt]_{32i+31..32i}
\]

**MOD_U.D**

\[
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
\quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{WR}[ws]_{64i+63..64i} \mod \text{WR}[wt]_{64i+63..64i}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
**Vector Move**

**MOVE.V**

**Format:**

MOVE.V

MOVE.V wd, ws

**Purpose:** Vector Move

Vector to vector move.

**Description:**

wd \(\leftarrow\) ws

Copy all WRLEN bits in vector \(ws\) to vector \(wd\).

The operand and result are bit vector values.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[ WR[wd] \leftarrow WR[ws] \]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Fixed-Point Multiply and Subtract

**Format:**

MSUB_Q.H \( wd, ws, wt \)

MSUB_Q.W \( wd, ws, wt \)

**Purpose:** Vector Fixed-Point Multiply and Subtract

Vector fixed-point multiply and subtract.

**Description:**

\[ wd[i] \leftarrow \text{saturate}(wd[i] - ws[i] \times wt[i]) \]

The product of fixed-point elements in vector \( wt \) by fixed-point elements in vector \( ws \) are subtracted from the fixed-point elements in vector \( wd \). The multiplication result is not saturated, i.e. exact \((-1) \times (-1) = 1\) is subtracted from the destination. The saturated fixed-point results are stored back to \( wd \).

Internally, the multiplication and subtraction operate on data double the size of \( df \). Truncation to fixed-point data format \( df \) is performed at the very last stage, after saturation.

The operands and results are values in fixed-point data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
MSUB_Q.H
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} <- q_msub(WR[wd]_{16i+15..16i}, WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
endfor

MSUB_Q.W
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} <- q_msub(WR[wd]_{32i+31..32i}, WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
endfor
```

```
function mulx_s(ts, tt, n)
    s <- (ts_{n-1})^n || ts_{n-1..0}
    t <- (tt_{n-1})^n || tt_{n-1..0}
    p <- s * t
    return p_{2n-1..0}
endfunction mulx_s
```

```
function sat_s(tt, n, b)
    if tt_{n-1} = 0 and tt_{n-1..b-1} \neq 0^n{-b+1} then
        return 0^n{-b+1} || 2^n{-b+1}
    endif
    if tt_{n-1} = 1 and tt_{n-1..b-1} \neq 1^n{-b+1} then
        return 1^n{-b+1} || 0^n{-b+1}
    else
        return tt
    endif
endfunction sat_s
```
endfunction sat_s

function q_msub(td, ts, tt, n)
    p ← mulx_s(ts, tt, n)
    d ← (td_{n-1} || td_{n-1}..0 || 0_{n-1}) - p_{2n-1..0}
    d ← sat_s(d_{2n-1..n-1}, n+1, n)
    return d_{n-1..0}
endfunction q_msub

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Fixed-Point Multiply and Subtract Rounded

**Format:**

MSUBR_Q.H \( wd, ws, wt \)

MSUBR_Q.W \( wd, ws, wt \)

**Purpose:** Vector Fixed-Point Multiply and Subtract Rounded

Vector fixed-point multiply and subtract rounded.

**Description:**

\[ wd[i] \leftarrow \text{saturate}(\text{round}(wd[i] - ws[i] \times wt[i])) \]

The products of fixed-point elements in vector \( wt \) by fixed-point elements in vector \( ws \) are subtracted from the fixed-point elements in vector \( wd \). The multiplication result is not saturated, i.e. \((-1) \times (-1) = 1\) is subtracted from the destination. The rounded and saturated fixed-point results are stored back to \( wd \).

Internally, the multiplication, subtraction, and rounding operate on data double the size of \( df \). Truncation to fixed-point data format \( df \) is performed at the very last stage, after saturation.

The rounding is done by adding 1 to the most significant bit that is going to be discarded at truncation.

The operands and results are values in fixed-point data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**MSUBR_Q.H**

For \( i \) in 0 .. WRLEN/16-1

\[ \text{WR}[wd][16i+15..16i] \leftarrow \text{q_msubr}(\text{WR}[wd][16i+15..16i], \text{WR}[ws][16i+15..16i], \text{WR}[wt][16i+15..16i], 16) \]

Endfor

**MSUBR_Q.W**

For \( i \) in 0 .. WRLEN/32-1

\[ \text{WR}[wd][32i+31..32i] \leftarrow \text{q_msubr}(\text{WR}[wd][32i+31..32i], \text{WR}[ws][32i+31..32i], \text{WR}[wt][32i+31..32i], 32) \]

Endfor

**function mulx_s**(ts, tt, n)

\[ s \leftarrow (\text{ts}_{n-1})^n || \text{ts}_{n-1..0} \]

\[ t \leftarrow (\text{tt}_{n-1})^n || \text{tt}_{n-1..0} \]

\[ p \leftarrow s \times t \]

Return \( \text{p}_{n-1..0} \)

Endfunction mulx_s

**function sat_s**(tt, n, b)

If \( tt_{n-1} = 0 \) and \( tt_{n-1..b-1} \neq 0^b-1 \) then

Return \( 0^n-b+1 || 1^{b-1} \)

Endif

If \( tt_{n-1} = 1 \) and \( tt_{n-1..b-1} \neq 1^n-b+1 \) then

Return \( 1^n-b+1 || 0^{b-1} \)

Else

Return \( tt \)

Endfunction sat_s
endif
endfunction sat_s

function q_msubr(td, ts, tt, n)
    p ← mulx_s(ts, tt, n)
    d ← (tdn-1 || tdn-1..0 || 0n-1) - p2n-1..0
    d ← d + (1 || 0n-2)
    d ← sat_s(d2n-1..n-1, n+1, n)
    return dn-1..0
endfunction q_msubr

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Multiply and Subtract

**Format:**

- **MSUBV.B** \( wd, ws, wt \)
- **MSUBV.H** \( wd, ws, wt \)
- **MSUBV.W** \( wd, ws, wt \)
- **MSUBV.D** \( wd, ws, wt \)

**Purpose:** Vector Multiply and Subtract

Vector multiply and subtract.

**Description:**

\[ wd[i] \leftarrow wd[i] - ws[i] \times wt[i] \]

The integer elements in vector \( wt \) are multiplied by integer elements in vector \( ws \) and subtracted from the integer elements in vector \( wd \). The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**MSUBV.B**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \\
\text{WR}[wd]_{8i+7..8i} \leftarrow \text{WR}[wd]_{8i+7..8i} - \text{WR}[ws]_{8i+7..8i} \times \text{WR}[wt]_{8i+7..8i}
\]

**MSUBV.H**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \\
\text{WR}[wd]_{16i+15..16i} \leftarrow \text{WR}[wd]_{16i+15..16i} - \text{WR}[ws]_{16i+15..16i} \times \text{WR}[wt]_{16i+15..16i}
\]

**MSUBV.W**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
\text{WR}[wd]_{32i+31..32i} \leftarrow \text{WR}[wd]_{32i+31..32i} - \text{WR}[ws]_{32i+31..32i} \times \text{WR}[wt]_{32i+31..32i}
\]

**MSUBV.D**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
\text{WR}[wd]_{64i+63..64i} \leftarrow \text{WR}[wd]_{64i+63..64i} - \text{WR}[ws]_{64i+63..64i} \times \text{WR}[wt]_{64i+63..64i}
\]

**Exceptions:**

- Reserved Instruction Exception, MSA Disabled Exception.
Vector Fixed-Point Multiply

### Format:

- `MUL_Q.H wd, ws, wt`
- `MUL_Q.W wd, ws, wt`

### Purpose:
Vector Fixed-Point Multiply

Vector fixed-point multiplication.

### Description:

\[ \text{wd}[i] \leftarrow \text{ws}[i] \times \text{wt}[i] \]

The fixed-point elements in vector `wt` multiplied by fixed-point elements in vector `ws`. The result is written to vector `wd`.

Fixed-point multiplication for 16-bit Q15 and 32-bit Q31 is a regular signed multiplication followed by one bit shift left with saturation. Only the most significant half of the result is preserved.

The operands and results are values in fixed-point data format `df`.

### Restrictions:

No data-dependent exceptions are possible.

### Operation:

**MUL_Q.H**

```
for i in 0 .. WRLEN/16-1
    \text{WR}[\text{wd}][16i+15..16i] \leftarrow \text{q_mul}(\text{WR}[\text{ws}][16i+15..16i], \text{WR}[\text{wt}][16i+15..16i], 16)
endfor
```

**MUL_Q.W**

```
for i in 0 .. WRLEN/32-1
    \text{WR}[\text{wd}][32i+31..32i] \leftarrow \text{q_mul}(\text{WR}[\text{ws}][32i+31..32i], \text{WR}[\text{wt}][32i+31..32i], 32)
endfor
```

**Function `mulx_s`**

```
function \text{mulx_s}(ts, tt, n)
    s \leftarrow (ts[n-1])n || ts[n-1..0]
    t \leftarrow (tt[n-1])n || tt[n-1..0]
    p \leftarrow s \times t
    return p[2n-1..0]
endfunction
```

**Function `q_mul`**

```
function \text{q_mul}(ts, tt, n)
    if ts = 1 \mid n^{0-1} \text{ and } tt = 1 \mid n^{0-1} \text{ then}
        return 0 \mid 1^{n-1}
    else
        p \leftarrow \text{mulx_s}(ts, tt, n)
        return p[2n-2..n-1]
    endif
endfunction
```

### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Fixed-Point Multiply Rounded

**Format:**

MULR_Q.H \( wd,ws,wt \)  
MULR_Q.W \( wd,ws,wt \)

**Purpose:** Vector Fixed-Point Multiply Rounded

Vector fixed-point multiply rounded.

**Description:** \( wd[i] \leftarrow \text{round}(ws[i] \times wt[i]) \)

The fixed-point elements in vector \( wt \) multiplied by fixed-point elements in vector \( ws \). The rounded result is written to vector \( wd \).

Fixed-point multiplication for 16-bit Q15 and 32-bit Q31 is a regular signed multiplication followed by one bit shift left with saturation. Only the most significant half of the result is preserved.

The rounding is done by adding 1 to the most significant bit that is going to be discarded prior to shifting left the full multiplication result.

The operands and results are values in fixed-point data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

MULR_Q.H

for \( i \) in 0 .. WRLEN/16-1

\[
\text{WR}[wd]_{16i+15..16i} \leftarrow \text{q_mulr(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)}
\]
endfor

MULR_Q.W

for \( i \) in 0 .. WRLEN/32-1

\[
\text{WR}[wd]_{32i+31..32i} \leftarrow \text{q_mulr(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)}
\]
endfor

function \text{mulx_s}(ts, tt, n)

\[
s \leftarrow (t_{n-1})^n || t_{n-1..0} \\
t \leftarrow (t_{n-1})^n || t_{n-1..0} \\
p \leftarrow s \times t
\]

return \( p_{2n-1..0} \)
endfunction \text{mulx_s}

function q_mulr(ts, tt, n)

if \( ts = 1 || 0^{n-1} \) and \( tt = 1 || 0^{n-1} \) then

return 0 || 1^{n-1}
else

\[
p \leftarrow \text{mulx_s}(ts, tt, n) \\
p \leftarrow p + (1 || 0^{n-2})
\]

return \( p_{2n-2..n-1} \)
endfunction q_mulr
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Multiply

Format:

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>MULV.df</td>
<td>Vector Multiply</td>
</tr>
<tr>
<td>MULV.B wd,ws,wt</td>
<td>MSA</td>
</tr>
<tr>
<td>MULV.H wd,ws,wt</td>
<td>MSA</td>
</tr>
<tr>
<td>MULV.W wd,ws,wt</td>
<td>MSA</td>
</tr>
<tr>
<td>MULV.D wd,ws,wt</td>
<td>MSA</td>
</tr>
</tbody>
</table>

Purpose: Vector Multiply

Vector multiply.

Description: \[ \text{wd}[i] \leftarrow \text{ws}[i] \times \text{wt}[i] \]

The integer elements in vector \( \text{wt} \) are multiplied by integer elements in vector \( \text{ws} \). The result is written to vector \( \text{wd} \).

The most significant half of the multiplication result is discarded.

The operands and results are values in integer data format \( \text{df} \).

Restrictions:

No data-dependent exceptions are possible.

Operation:

MULV.B

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \\
\quad \text{WR}[\text{wd}]_{8i+7..8i} \leftarrow \text{WR}[\text{ws}]_{8i+7..8i} \times \text{WR}[\text{wt}]_{8i+7..8i} \\
\text{endfor}
\]

MULV.H

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \\
\quad \text{WR}[\text{wd}]_{16i+15..16i} \leftarrow \text{WR}[\text{ws}]_{16i+15..16i} \times \text{WR}[\text{wt}]_{16i+15..16i} \\
\text{endfor}
\]

MULV.W

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
\quad \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow \text{WR}[\text{ws}]_{32i+31..32i} \times \text{WR}[\text{wt}]_{32i+31..32i} \\
\text{endfor}
\]

MULV.D

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
\quad \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow \text{WR}[\text{ws}]_{64i+63..64i} \times \text{WR}[\text{wt}]_{64i+63..64i} \\
\text{endfor}
\]

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Leading Ones Count

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>NLOC.B $wd,ws$</td>
<td>MSA $NLOC.B wd,ws$</td>
</tr>
<tr>
<td>NLOC.H $wd,ws$</td>
<td>MSA $NLOC.H wd,ws$</td>
</tr>
<tr>
<td>NLOC.W $wd,ws$</td>
<td>MSA $NLOC.W wd,ws$</td>
</tr>
<tr>
<td>NLOC.D $wd,ws$</td>
<td>MSA $NLOC.D wd,ws$</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Leading Ones Count

Vector element count of leading bits set to 1.

**Description:** $\text{wd}[i] \leftarrow \text{leading_one_count}(\text{ws}[i])$

The number of leading ones for elements in vector \text{ws} is stored to the elements in vector \text{wd}.

The operands and results are values in integer data format $df$.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
function leading_one_count(tt, n)
    z <- 0
    for i in n-1..0
        if tt[i] = 0 then
            return z
        else
            z <- z + 1
        endif
    endfor
endfunction leading_one_count
```
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
**Vector Leading Zeros Count**

**Format:**
- NLZC.B wd,ws
- NLZC.H wd,ws
- NLZC.W wd,ws
- NLZC.D wd,ws

**Purpose:** Vector Leading Zeros Count

Vector element count of leading bits set to 0.

**Description:**

\[ wd[i] \leftarrow \text{leading_zero_count}(ws[i]) \]

The number of leading zeroes for elements in vector \( ws \) is stored to the elements in vector \( wd \).

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

```plaintext
function leading_zero_count(tt, n)
    z \leftarrow 0
    for i in n-1..0
        if \( \text{tt}_(i) = 1 \) then
            return z
        else
            z \leftarrow z + 1
        endif
    endfunction leading_zero_count
```
Vector Leading Zeros Count

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Logical Negated Or

**Format:**

\[ \text{NOR.V} \]
\[ \text{NOR.V} \; \text{wd,ws,wt} \]

**Purpose:** Vector Logical Negated Or

Vector by vector logical negated or.

**Description:**

\[ \text{wd} \leftarrow \text{ws} \; \text{NOR} \; \text{wt} \]

Each bit of vector \( \text{ws} \) is combined with the corresponding bit of vector \( \text{wt} \) in a bitwise logical NOR operation. The result is written to vector \( \text{wd} \).

The operands and results are bit vector values.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[ \text{WR[wd]} \leftarrow \text{WR[ws]} \; \text{nor} \; \text{WR[wt]} \]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
**Immediate Logical Negated Or**

**NORI.B**

**Format:**

NORI.B

NORI.B wd, ws, i8

**Purpose:** Immediate Logical Negated Or

Immediate by vector logical negated or.

**Description:**

wd\[i\]  ws\[i\] NOR i8

Each byte element of vector ws is combined with the 8-bit immediate i8 in a bitwise logical NOR operation. The result is written to vector wd.

The operands and results are values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

for i in 0 .. WRLEN/8-1

WR[wd]8i+7..8i  WR[ws]8i+7..8i nor i87..0

endfor

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.

<table>
<thead>
<tr>
<th></th>
<th>31</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSA</td>
<td>011110</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>i8</td>
<td>10</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>ws</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>wd</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>I8</td>
<td>000000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th></th>
<th>6</th>
<th>8</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSA</td>
<td>011110</td>
<td></td>
</tr>
<tr>
<td>i8</td>
<td>10</td>
<td></td>
</tr>
<tr>
<td>ws</td>
<td></td>
<td></td>
</tr>
<tr>
<td>wd</td>
<td></td>
<td></td>
</tr>
<tr>
<td>I8</td>
<td>000000</td>
<td></td>
</tr>
</tbody>
</table>
Format: \texttt{OR.V}  
\texttt{OR.V \text{wd,ws,wt}}  

Purpose: Vector Logical Or  
Vector by vector logical or.

Description: \texttt{wd} \leftarrow \texttt{ws OR wt}  
Each bit of vector \texttt{ws} is combined with the corresponding bit of vector \texttt{wt} in a bit wise logical OR operation. The result is written to vector \texttt{wd}.

The operands and results are bit vector values.

Restrictions:  
No data-dependent exceptions are possible.

Operation:  
\texttt{WR[wd] \leftarrow WR[ws] \text{ or } WR[wt]}  

Exceptions:  
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Logical Or

**Format:**

```
ORI.B
```

```
ORI.B wd,ws,i8
```

**Purpose:** Immediate Logical Or

Immediate by vector logical or.

**Description:**

```
wd[i] ← ws[i] OR i8
```

Each byte element of vector `ws` is combined with the 8-bit immediate `i8` in a bitwise logical OR operation. The result is written to vector `wd`.

The operands and results are values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
for i in 0 .. WRLEN/8-1
    WR[wd][8i+7..8i] ← WR[ws][8i+7..8i] OR i8[7..0]
endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Pack Even

PCKEV.df

<table>
<thead>
<tr>
<th>MSA</th>
<th>010</th>
<th>df</th>
<th>wt</th>
<th>ws</th>
<th>wd</th>
<th>3R</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>011110</td>
<td>2</td>
<td>5</td>
<td>5</td>
<td>5</td>
<td>010100</td>
</tr>
</tbody>
</table>

**Format:**

- PCKEV.B wd,ws,wt
- PCKEV.H wd,ws,wt
- PCKEV.W wd,ws,wt
- PCKEV.D wd,ws,wt

**Purpose:** Vector Pack Even

Vector even elements copy.

**Description:**

left_half(wd)[i] \(\leftarrow\) ws[2i]; right_half(wd)[i] \(\leftarrow\) wt[2i]

Even elements in vector ws are copied to the left half of vector wd and even elements in vector wt are copied to the right half of vector wd.

The operands and results are values in integer data format df.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- **PCKEV.B**
  ```
  for i in 0 .. WRLEN/16-1
    j \leftarrow 2 * i
    WR[wd][8i+7+WRLEN/2..8i+WRLEN/2] \leftarrow WR[ws][8j+7..8j]
    WR[wd][8i+7..8i] \leftarrow WR[wt][8j+7..8j]
  endfor
  ```

- **PCKEV.H**
  ```
  for i in 0 .. WRLEN/32-1
    j \leftarrow 2 * i
    WR[wd][16i+15+WRLEN/2..16j+WRLEN/2] \leftarrow WR[ws][16j+15..16j]
    WR[wd][16i+15..16i] \leftarrow WR[wt][16j+15..16j]
  endfor
  ```

- **PCKEV.W**
  ```
  for i in 0 .. WRLEN/64-1
    j \leftarrow 2 * i
    WR[wd][32i+31+WRLEN/2..32j+WRLEN/2] \leftarrow WR[ws][32j+31..32j]
    WR[wd][32i+31..32i] \leftarrow WR[wt][32j+31..32j]
  endfor
  ```

- **PCKEV.D**
  ```
  for i in 0 .. WRLEN/128-1
    j \leftarrow 2 * i
    WR[wd][64i+63+WRLEN/2..64j+WRLEN/2] \leftarrow WR[ws][64j+63..64j]
    WR[wd][64i+63..64i] \leftarrow WR[wt][64j+63..64j]
  endfor
  ```
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Pack Odd

**PCKOD.df**

**Format:**
- **PCKOD.B** \(wd,ws,wt\)
- **PCKOD.H** \(wd,ws,wt\)
- **PCKOD.W** \(wd,ws,wt\)
- **PCKOD.D** \(wd,ws,wt\)

**Purpose:** Vector Pack Odd

Vector odd elements copy.

**Description:**
- \(\text{left}_\text{half}(wd)[i] \leftarrow ws[2i+1]\)
- \(\text{right}_\text{half}(wd)[i] \leftarrow wt[2i+1]\)

Odd elements in vector \(ws\) are copied to the left half of vector \(wd\) and odd elements in vector \(wt\) are copied to the right half of vector \(wd\).

The operands and results are values in integer data format \(df\).

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

**PCKOD.B**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \\
  k \leftarrow 2 \cdot i + 1 \\
  \text{WR}[wd][8i+7+\text{WRLEN}/2..8i+\text{WRLEN}/2] \leftarrow \text{WR}[ws][8k+7..8k] \\
  \text{WR}[wd][8i+7..8i] \leftarrow \text{WR}[wt][8k+7..8k] \\
\text{endfor}
\]

**PCKOD.H**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \\
  k \leftarrow 2 \cdot i + 1 \\
  \text{WR}[wd][16i+15+\text{WRLEN}/2..16i+\text{WRLEN}/2] \leftarrow \text{WR}[ws][16k+15..16k] \\
  \text{WR}[wd][16i+15..16i] \leftarrow \text{WR}[wt][16k+15..16k] \\
\text{endfor}
\]

**PCKOD.W**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \\
  k \leftarrow 2 \cdot i + 1 \\
  \text{WR}[wd][32i+31+\text{WRLEN}/2..32i+\text{WRLEN}/2] \leftarrow \text{WR}[ws][32k+31..32k] \\
  \text{WR}[wd][32i+31..32i] \leftarrow \text{WR}[wt][32k+31..32k] \\
\text{endfor}
\]

**PCKOD.D**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/128-1 \\
  k \leftarrow 2 \cdot i + 1 \\
  \text{WR}[wd][64i+63+\text{WRLEN}/2..64i+\text{WRLEN}/2] \leftarrow \text{WR}[ws][64k+63..64k] \\
  \text{WR}[wd][64i+63..64i] \leftarrow \text{WR}[wt][64k+63..64k] \\
\text{endfor}
\]
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
**Vector Population Count**

**Format:**

- PCNT.B `wd,ws`
- PCNT.H `wd,ws`
- PCNT.W `wd,ws`
- PCNT.D `wd,ws`

**Purpose:** Vector Population Count

Vector element count of all bits set to 1.

**Description:**

`wd[i] ← population_count(ws[i])`

The number of bits set to 1 for elements in vector `ws` is stored to the elements in vector `wd`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**PCNT.B**

```plaintext```
for i in 0 .. WRLEN/8-1
    WR[wd][8i+7..8i] ← population_count(WR[ws][8i+7..8i], 8)
endfor
```

**PCNT.H**

```plaintext```
for i in 0 .. WRLEN/16-1
    WR[wd][16i+15..16i] ← population_count(WR[ws][16i+15..16i], 16)
endfor
```

**PCNT.W**

```plaintext```
for i in 0 .. WRLEN/32-1
    WR[wd][32i+31..32i] ← population_count(WR[ws][32i+31..32i], 32)
endfor
```

**PCNT.D**

```plaintext```
for i in 0 .. WRLEN/64-1
    WR[wd][64i+63..64i] ← population_count(WR[ws][64i+63..64i], 64)
endfor
```

**Function**

```plaintext```
function population_count(tt, n)
    z ← 0
    for i in n-1..0
        if tt[i] = 1 then
            z ← z + 1
        endif
    endfor
endfunction population_count
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Signed Saturate

Immediate selected bit width saturation of signed values.

Description: \(wd[i] \leftarrow \text{saturate\_signed}(ws[i], m+1)\)

Signed elements in vector \(ws\) are saturated to signed values of \(m+1\) bits without changing the data width. The result is written to vector \(wd\).

The operands and results are values in integer data format \(df\).

Restrictions:

No data-dependent exceptions are possible.

Operation:

\[
\text{SAT}_S.B \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \quad \text{WR}[wd]_{8i+7..8i} \leftarrow \text{sat\_s}(\text{WR}[ws]_{8i+7..8i}, 8, m+1) \\
\text{endfor}
\]

\[
\text{SAT}_S.H \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \quad \text{WR}[wd]_{16i+15..16i} \leftarrow \text{sat\_s}(\text{WR}[ws]_{16i+15..16i}, 16, m+1) \\
\text{endfor}
\]

\[
\text{SAT}_S.W \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \quad \text{WR}[wd]_{32i+31..32i} \leftarrow \text{sat\_s}(\text{WR}[ws]_{32i+31..32i}, 32, m+1) \\
\text{endfor}
\]

\[
\text{SAT}_S.D \\
\text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \quad \text{WR}[wd]_{64i+63..64i} \leftarrow \text{sat\_s}(\text{WR}[ws]_{64i+63..64i}, 64, m+1) \\
\text{endfor}
\]

\[
\text{function sat\_s(tt, n, b)} \\
\text{if } tt_{n-1} = 0 \text{ and } tt_{n-1..b-1} \neq 0^n-b+1 \text{ then} \quad \text{return } 0^n-b+1 || 1^{b-1} \\
\text{endif} \\
\text{if } tt_{n-1} = 1 \text{ and } tt_{n-1..b-1} \neq 1^n-b+1 \text{ then} \quad \text{return } 1^n-b+1 || 0^{b-1} \\
\text{else} \quad \text{return } tt \\
\text{endif} \\
\text{endfunction sat\_s}
\]
Immediate Signed Saturate

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
**Immediate Unsigned Saturate**

**Format:**
- `SAT_U.B wd,ws,m`
- `SAT_U.H wd,ws,m`
- `SAT_U.W wd,ws,m`
- `SAT_U.D wd,ws,m`

**Purpose:** Immediate Unsigned Saturate

Immediate selected bit width saturation of unsigned values.

**Description:**

Immediate selected bit width saturation of unsigned values.

Unsigned elements in vector `ws` are saturated to unsigned values of `m+1` bits without changing the data width. The result is written to vector `wd`.

The operands and results are values in integer data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```plaintext
function sat_u(tt, n, b)
    if ttn-1..b ≠ 0n-b then
        return 0n-b || 1b
    else
        return tt
    endif
endfunction sat_u
```

```plaintext
<table>
<thead>
<tr>
<th>MSA</th>
<th>df/m</th>
<th>ws</th>
<th>wd</th>
<th>BIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>011110</td>
<td>001</td>
<td>7</td>
<td>5</td>
<td>001010</td>
</tr>
</tbody>
</table>
```

<table>
<thead>
<tr>
<th>Operation</th>
</tr>
</thead>
<tbody>
<tr>
<td>SAT_U.B</td>
</tr>
<tr>
<td>for i in 0 .. WRLEN/8-1</td>
</tr>
<tr>
<td>WR[wd]8i+7..8i ← sat_u(WR[ws]8i,7..8i, 8, m+1)</td>
</tr>
<tr>
<td>endfor</td>
</tr>
</tbody>
</table>

| SAT_U.H |
| for i in 0 .. WRLEN/16-1 |
| WR[wd]16i+15..16i ← sat_u(WR[ws]16i+15..16i, 16, m+1) |
| endfor |

| SAT_U.W |
| for i in 0 .. WRLEN/32-1 |
| WR[wd]32i+31..32i ← sat_u(WR[ws]32i+31..32i, 32, m+1) |
| endfor |

| SAT_U.D |
| for i in 0 .. WRLEN/64-1 |
| WR[wd]64i+63..64i ← sat_u(WR[ws]64i+63..64i, 64, m+1) |
| endfor |
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Set Shuffle Elements

**Format:**  
SHF.df  
SHF.B wd,ws,i8  
SHF.H wd,ws,i8  
SHF.W wd,ws,i8

**Purpose:** Immediate Set Shuffle Elements  
Immediate control value-based 4 element set copy

**Description:**  
wd[i] \( \leftarrow \) shuffle_set(ws, i, i8)  
The set shuffle instruction works on 4-element sets in df data format. All sets are shuffled in the same way: the element \( i8_{2i+1..2i} \) in ws is copied over the element \( i \) in wd, where \( i \) is 0, 1, 2, 3.

The operands and results are values in byte data format.

**Restrictions:**  
No data-dependent exceptions are possible.

**Operation:**

**SHF.B**  
for \( i \) in 0 .. WRLEN/8-1  
\( j \leftarrow \) i \( \% \) 4  
\( k \leftarrow i - j + i8_{2j+1..2j} \)  
\( WR[wd]_{8i+7..8i} \leftarrow WR[ws]_{8k+7..8k} \)  
endfor

**SHF.H**  
for \( i \) in 0 .. WRLEN/16-1  
\( j \leftarrow \) i \( \% \) 4  
\( k \leftarrow i - j + i8_{2j+1..2j} \)  
\( WR[wd]_{16i+15..16i} \leftarrow WR[ws]_{16k+15..16k} \)  
endfor

**SHF.W**  
for \( i \) in 0 .. WRLEN/32-1  
\( j \leftarrow \) i \( \% \) 4  
\( k \leftarrow i - j + i8_{2j+1..2j} \)  
\( WR[wd]_{32i+31..32i} \leftarrow WR[ws]_{32k+31..32k} \)  
endfor

**Exceptions:**  
Reserved Instruction Exception, MSA Disabled Exception.
**Format:**  
SLD.df  
SLD.B wd,ws[rt]  
SLD.H wd,ws[rt]  
SLD.W wd,ws[rt]  
SLD.D wd,ws[rt]  

**Purpose:** GPR Columns Slide  
GPR number of columns to slide left source array.

**Description:**  
wd[i] ← slide(wd, ws, rt)  
Vector registers wd and ws contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format df.

The slide instructions manipulate the content of vector registers wd and ws as byte elements, with data format df indicating the 2-dimensional byte array layout.

The two source rectangles wd and ws are concatenated horizontally in the order they appear in the syntax, i.e. first wd and then ws. Place a new destination rectangle over ws and then slide it to the left over the concatenation of wd and ws by the number of columns given in GPR rt. The result is written to vector wd.

GPR rt value is interpreted modulo the number of columns in destination rectangle, or equivalently, the number of data format df elements in the destination vector.

**Restrictions:**  
No data-dependent exceptions are possible.

**Operation:**

### SLD.B  

\[ \begin{align*}  
  &n \leftarrow \text{GPR}[rt] \% (\text{WRLEN}/8) 
  
  &v \leftarrow \text{WR}[wd] || \text{WR}[ws] 
  
  &\text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 
  
  &\quad j \leftarrow i + n 
  
  &\quad \text{WR}[wd]_{8i+7..8i} \leftarrow v_{8j+7..8j} 
  
  &\text{endfor} 
\end{align*} \]

### SLD.H  

\[ \begin{align*}  
  &n \leftarrow \text{GPR}[rt] \% (\text{WRLEN}/16) 
  
  &s \leftarrow \text{WRLEN}/2 
  
  &\text{for } k \text{ in } 0, 1 
  
  &\quad t = s \times k 
  
  &\quad v \leftarrow (\text{WR}[wd]_{t+s-1..t} || \text{WR}[ws]_{t+s-1..t}) 
  
  &\text{for } i \text{ in } 0 .. s/8-1 
  
  &\quad j \leftarrow i + n 
  
  &\quad \text{WR}[wd]_{t+8i+7..t+8i} \leftarrow v_{8j+7..8j} 
  
  &\text{endfor} 
  
  &\text{endfor} 
\end{align*} \]

### SLD.W  

\[ \begin{align*}  
  &n \leftarrow \text{GPR}[rt] \% (\text{WRLEN}/32) 
  
  &s \leftarrow \text{WRLEN}/4 
\end{align*} \]
for k in 0, ..., 3
    t = s * k
    v ← (WR[wd]₀..t || WR[ws]₀..t)
    for i in 0 .. s/8-1
        j ← i + n
        WR[wd]₀..t+8i+7..t+8i ← v₈j+7..₈j
    endfor
endfor

SLD.D
    n ← GPR[rt] % (WRLEN/64)
    s ← WRLEN/8
    for k in 0, ..., 7
        t = s * k
        v ← (WR[wd]₀..t || WR[ws]₀..t)
        for i in 0 .. s/8-1
            j ← i + n
            WR[wd]₀..t+8i+7..t+8i ← v₈j+7..₈j
        endfor
    endfor

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Columns Slide

Immediate number of columns to slide left source array.

Description: \( wd[i] \leftarrow \text{slide}(wd, ws, n) \)

Vector registers \( wd \) and \( ws \) contain 2-dimensional byte arrays (rectangles) stored row-wise, with as many rows as bytes in integer data format \( df \). The slide instructions manipulate the content of vector registers \( wd \) and \( ws \) as byte elements, with data format \( df \) indicating the 2-dimensional byte array layout.

The two source rectangles \( wd \) and \( ws \) are concatenated horizontally in the order they appear in the syntax, i.e. first \( wd \) and then \( ws \). Place a new destination rectangle over \( ws \) and then slide it to the left over the concatenation of \( wd \) and \( ws \) by \( n \) columns. The result is written to vector \( wd \).

Restrictions:

No data-dependent exceptions are possible.

Operation:

\[
\begin{align*}
\text{SLDI.B} & \\
& v \leftarrow \text{WR}[wd] \ || \ text{WR}[ws] \\
& \text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \\
& \quad j \leftarrow i + n \\
& \quad \text{WR}[wd]_{8i+7..8i} \leftarrow v_{8j+7..8j} \\
& \text{endfor} \\
\text{SLDI.H} & \\
& s \leftarrow \text{WRLEN}/2 \\
& \text{for } k \text{ in } 0, 1 \\
& \quad t = s \ast k \\
& \quad v \leftarrow (\text{WR}[wd]_{t\ast s-1..t} \ || \ \text{WR}[ws]_{t\ast s-1..t}) \\
& \text{for } i \text{ in } 0 .. s/8-1 \\
& \quad j \leftarrow i + n \\
& \quad \text{WR}[wd]_{t\ast s_i+7..t\ast s_i} \leftarrow v_{8j+7..8j} \\
& \text{endfor} \\
& \text{endfor} \\
\text{SLDI.W} & \\
& s \leftarrow \text{WRLEN}/4 \\
& \text{for } k \text{ in } 0, .., 3 \\
& \quad t = s \ast k \\
& \quad v \leftarrow (\text{WR}[wd]_{t\ast s-1..t} \ || \ \text{WR}[ws]_{t\ast s-1..t}) \\
& \text{for } i \text{ in } 0 .. s/8-1 \\
& \quad j \leftarrow i + n 
\end{align*}
\]
```
SLDI.D
s ← WRLEN/8
for k in 0, .., 7
    t = s * k
    v ← (WR[wd]_{t}.._{t+s-1} | WR[ws]_{t}.._{t+s-1})
    for i in 0 .. s/8-1
        j ← i + n
        WR[wd]_{t+i}.._{t+i+s-1} ← v_{j}.._{j+s-1}
    endfor
endfor
```

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Shift Left

**Format:**
- \texttt{SLL.B \texttt{wd,ws,wt}}
- \texttt{SLL.H \texttt{wd,ws,wt}}
- \texttt{SLL.W \texttt{wd,ws,wt}}
- \texttt{SLL.D \texttt{wd,ws,wt}}

**Purpose:** Vector Shift Left

Vector bit count shift left.

**Description:** \( \texttt{wd[i]} \leftarrow \texttt{ws[i]} << \texttt{wt[i]} \)

The elements in vector \( \texttt{ws} \) are shifted left by the number of bits the elements in vector \( \texttt{wt} \) specify modulo the size of the element in bits. The result is written to vector \( \texttt{wd} \).

The operands and results are values in integer data format \( df \).

**Restrictions:**
No data-dependent exceptions are possible.

**Operation:**

\begin{align*}
\textbf{SLL.B} & \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN}/8-1 \\
& \quad t \leftarrow \text{WR}[	exttt{wt}]_{8i+2..8i} \\
& \quad \text{WR}[	exttt{wd}]_{8i+7..8i} \leftarrow \text{WR}[	exttt{ws}]_{8i+8-\texttt{wt}} | | 0^t \\
& \text{endfor} \\
\textbf{SLL.H} & \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN}/16-1 \\
& \quad t \leftarrow \text{WR}[	exttt{wt}]_{16i+3..16i} \\
& \quad \text{WR}[	exttt{wd}]_{16i+15..16i} \leftarrow \text{WR}[	exttt{ws}]_{16i+16-\texttt{wt}} | | 0^t \\
& \text{endfor} \\
\textbf{SLL.W} & \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN}/32-1 \\
& \quad t \leftarrow \text{WR}[	exttt{wt}]_{32i+4..32i} \\
& \quad \text{WR}[	exttt{wd}]_{32i+31..32i} \leftarrow \text{WR}[	exttt{ws}]_{32i+32-\texttt{wt}} | | 0^t \\
& \text{endfor} \\
\textbf{SLL.D} & \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN}/64-1 \\
& \quad t \leftarrow \text{WR}[	exttt{wt}]_{64i+5..64i} \\
& \quad \text{WR}[	exttt{wd}]_{64i+63..64i} \leftarrow \text{WR}[	exttt{ws}]_{64i+64-\texttt{wt}} | | 0^t \\
& \text{endfor}
\end{align*}

**Exceptions:**
Reserved Instruction Exception, MSA Disabled Exception.
Immediate Shift Left

**Purpose:** Immediate Shift Left

Immediate bit count shift left.

**Description:** \( \text{wd}[i] \leftarrow \text{ws}[i] \ll m \)

The elements in vector \( \text{ws} \) are shifted left by \( m \) bits. The result is written to vector \( \text{wd} \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{SLLI.B} \\
\quad t \leftarrow m \\
\quad \text{for } i \text{ in } 0 .. \text{WRLEN/8}-1 \\
\quad \text{WR}[\text{wd}]_{8i+7..8i} \leftarrow \text{WR}[\text{ws}]_{8i+8-t..8i} | | 0^t \\
\quad \text{endfor}
\]

\[
\text{SLLI.H} \\
\quad t \leftarrow m \\
\quad \text{for } i \text{ in } 0 .. \text{WRLEN/16}-1 \\
\quad \text{WR}[\text{wd}]_{16i+15..16i} \leftarrow \text{WR}[\text{ws}]_{16i+16-t..16i} | | 0^t \\
\quad \text{endfor}
\]

\[
\text{SLLI.W} \\
\quad t \leftarrow m \\
\quad \text{for } i \text{ in } 0 .. \text{WRLEN/32}-1 \\
\quad \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow \text{WR}[\text{ws}]_{32i+32-t..32i} | | 0^t \\
\quad \text{endfor}
\]

\[
\text{SLLI.D} \\
\quad t \leftarrow m \\
\quad \text{for } i \text{ in } 0 .. \text{WRLEN/64}-1 \\
\quad \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow \text{WR}[\text{ws}]_{64i+64-t..64i} | | 0^t \\
\quad \text{endfor}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
**GPR Element Splat**

**Format:**
- SPLAT.B `wd,ws[rt]`
- SPLAT.H `wd,ws[rt]`
- SPLAT.W `wd,ws[rt]`
- SPLAT.D `wd,ws[rt]`

**Purpose:** GPR Element Splat

GPR selected element replicated in all destination elements.

**Description:**
- `wd[i] ← ws[rt]`

Replicate vector `ws` element with index given by GPR `rt` to all elements in vector `wd`.

GPR `rt` value is interpreted modulo the number of data format `df` elements in the destination vector.

The operands and results are values in data format `df`.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- SPLAT.B
  ```
  n ← GPR[rt] % (WRLEN/8)
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8n+7..8n
  endfor
  ```

- SPLAT.H
  ```
  n ← GPR[rt] % (WRLEN/16)
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16n+15..16n
  endfor
  ```

- SPLAT.W
  ```
  n ← GPR[rt] % (WRLEN/32)
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32n+31..32n
  endfor
  ```

- SPLAT.D
  ```
  n ← GPR[rt] % (WRLEN/64)
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64n+63..64n
  endfor
  ```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Element Splat

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
<th>MSA</th>
</tr>
</thead>
<tbody>
<tr>
<td>SPLATI.B</td>
<td>$wd, ws[n]$</td>
<td>MSA</td>
</tr>
<tr>
<td>SPLATI.H</td>
<td>$wd, ws[n]$</td>
<td>MSA</td>
</tr>
<tr>
<td>SPLATI.W</td>
<td>$wd, ws[n]$</td>
<td>MSA</td>
</tr>
<tr>
<td>SPLATI.D</td>
<td>$wd, ws[n]$</td>
<td>MSA</td>
</tr>
</tbody>
</table>

**Purpose:** Immediate Element Splat

Immediate selected element replicated in all destination elements.

**Description:**

$wd[i] ← ws[n]$

Replicate element $n$ in vector $ws$ to all elements in vector $wd$.

The operands and results are values in data format $df$.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
SPLATI.B
  for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i ← WR[ws]8n+7..8n
  endfor

SPLATI.H
  for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i ← WR[ws]16n+15..16n
  endfor

SPLATI.W
  for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i ← WR[ws]32n+31..32n
  endfor

SPLATI.D
  for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i ← WR[ws]64n+63..64n
  endfor
```

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Shift Right Arithmetic

Purpose: Vector Shift Right Arithmetic

Vector bit count shift right arithmetic.

Description: \( \text{wd}[i] \leftarrow \text{ws}[i] >> \text{wt}[i] \)

The elements in vector \( \text{ws} \) are shifted right arithmetic by the number of bits the elements in vector \( \text{wt} \) specify modulo the size of the element in bits. The result is written to vector \( \text{wd} \).

The operands and results are values in integer data format \( df \).

Restrictions:

No data-dependent exceptions are possible.

Operation:

\[
\text{SRA.}B \quad \text{for } i \text{ in } 0 .. \text{ WRLEN}/8-1 \\
\quad t \leftarrow \text{WR}[\text{wt}]_{8i+2..8i} \\
\quad \text{WR}[\text{wd}]_{8i+7..8i} \leftarrow (\text{WR}[\text{ws}]_{8i+7})^t \text{ || Wr}[\text{ws}]_{8i+7..8i+t} \\
\text{endfor}
\]

\[
\text{SRA.}H \quad \text{for } i \text{ in } 0 .. \text{ WRLEN}/16-1 \\
\quad t \leftarrow \text{WR}[\text{wt}]_{16i+3..16i} \\
\quad \text{WR}[\text{wd}]_{16i+15..16i} \leftarrow (\text{WR}[\text{ws}]_{16i+15})^t \text{ || Wr}[\text{ws}]_{16i+15..16i+t} \\
\text{endfor}
\]

\[
\text{SRA.}W \quad \text{for } i \text{ in } 0 .. \text{ WRLEN}/32-1 \\
\quad t \leftarrow \text{WR}[\text{wt}]_{32i+4..32i} \\
\quad \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow (\text{WR}[\text{ws}]_{32i+31})^t \text{ || Wr}[\text{ws}]_{32i+31..32i+t} \\
\text{endfor}
\]

\[
\text{SRA.}D \quad \text{for } i \text{ in } 0 .. \text{ WRLEN}/64-1 \\
\quad t \leftarrow \text{WR}[\text{wt}]_{64i+5..64i} \\
\quad \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow (\text{WR}[\text{ws}]_{64i+63})^t \text{ || Wr}[\text{ws}]_{64i+63..64i+t} \\
\text{endfor}
\]

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Shift Right Arithmetic

**Format:**

<table>
<thead>
<tr>
<th>SRAI.df</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRAI.B  wd,ws,m</td>
</tr>
<tr>
<td>SRAI.H  wd,ws,m</td>
</tr>
<tr>
<td>SRAI.W  wd,ws,m</td>
</tr>
<tr>
<td>SRAI.D  wd,ws,m</td>
</tr>
</tbody>
</table>

**Purpose:** Immediate Shift Right Arithmetic

Immediate bit count shift right arithmetic.

**Description:**

\[ wd[i] \leftarrow ws[i] \gg m \]

The elements in vector \( ws \) are shifted right arithmetic by \( m \) bits. The result is written to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

- **SRAI.B**
  
  \[ t \leftarrow m \]
  
  \[ \text{for } i \text{ in } 0 .. \text{WRLEN}/8-1 \]
  
  \[ \text{WR}[wd]_{8i+7..8i} \leftarrow (\text{WR}[ws]_{8i+7})^t \ || \ \text{WR}[ws]_{8i+7..8i+t} \]
  
  \[ \text{endfor} \]

- **SRAI.H**
  
  \[ t \leftarrow m \]
  
  \[ \text{for } i \text{ in } 0 .. \text{WRLEN}/16-1 \]
  
  \[ \text{WR}[wd]_{16i+15..16i} \leftarrow (\text{WR}[ws]_{16i+15})^t \ || \ \text{WR}[ws]_{16i+15..16i+t} \]
  
  \[ \text{endfor} \]

- **SRAI.W**
  
  \[ t \leftarrow m \]
  
  \[ \text{for } i \text{ in } 0 .. \text{WRLEN}/32-1 \]
  
  \[ \text{WR}[wd]_{32i+31..32i} \leftarrow (\text{WR}[ws]_{32i+31})^t \ || \ \text{WR}[ws]_{32i+31..32i+t} \]
  
  \[ \text{endfor} \]

- **SRAI.D**
  
  \[ t \leftarrow m \]
  
  \[ \text{for } i \text{ in } 0 .. \text{WRLEN}/64-1 \]
  
  \[ \text{WR}[wd]_{64i+63..64i} \leftarrow (\text{WR}[ws]_{64i+63})^t \ || \ \text{WR}[ws]_{64i+63..64i+t} \]
  
  \[ \text{endfor} \]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
**Vector Shift Right Arithmetic Rounded**

**Format:**

<table>
<thead>
<tr>
<th>31</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>23</th>
<th>22</th>
<th>21</th>
<th>20</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>6</th>
<th>5</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>MSA</td>
<td>011110</td>
<td>001</td>
<td>df</td>
<td>wt</td>
<td>ws</td>
<td>wd</td>
<td>3R</td>
<td>010101</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

SRAR.df

- SRAR.B wn,ws,wt
- SRAR.H wn,ws,wt
- SRAR.W wn,ws,wt
- SRAR.D wn,ws,wt

**Purpose:** Vector Shift Right Arithmetic Rounded

Vector bit count shift right arithmetic with rounding

**Description:**

\[ \text{wd}[i] \leftarrow \text{ws}[i] >> \text{(rounded)} \text{wt}[i] \]

The elements in vector \( \text{ws} \) are shifted right arithmetic by the number of bits the elements in vector \( \text{wt} \) specify modulo the size of the element in bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector \( \text{wd} \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

SRAR.B

```c
for i in 0 .. WRLEN/8-1
    WR[wd]_{8i+7..8i} \leftarrow \text{sar}(WR[ws]_{8i+7..8i}, WR[wt]_{8i+2..8i}, 8)
endfor
```

SRAR.H

```c
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow \text{sar}(WR[ws]_{16i+15..16i}, WR[wt]_{16i+3..16i}, 16)
endfor
```

SRAR.W

```c
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow \text{sar}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+4..32i}, 32)
endfor
```

SRAR.D

```c
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow \text{sar}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+5..64i}, 64)
endfor
```

function SARAR(ts, n, b)

```c
if n = 0 then
    return ts
else
    return ((tsb-1)^n | | tsb-1..n) + tsn-1
endif
endfunction SARAR
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
**Immediate Shift Right Arithmetic Rounded**

**Format:**

SRARI.B \(wd, ws, m\)  
SRARI.H \(wd, ws, m\)  
SRARI.W \(wd, ws, m\)  
SRARI.D \(wd, ws, m\)

**Purpose:** Immediate Shift Right Arithmetic Rounded

Immediate bit count shift right arithmetic with rounding

**Description:** \(wd[i] \leftarrow ws[i] \gg (\text{rounded}) \ m\)

The elements in vector \(ws\) are shifted right arithmetic by \(m\) bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector \(wd\).

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```plaintext
function srar(ts, n, b)
    if n = 0 then
        return ts
    else
        return \((ts_{b-1})^n \mid | ts_{b-1}..n\) + ts_{n-1}
    endif
endfunction srar
```

**Table:**

<table>
<thead>
<tr>
<th>MSA</th>
<th>df/m</th>
<th>ws</th>
<th>wd</th>
<th>BIT</th>
</tr>
</thead>
<tbody>
<tr>
<td>011110</td>
<td>010</td>
<td>7</td>
<td>5</td>
<td>001010</td>
</tr>
</tbody>
</table>

31 26 25 22 16 15 11 10 6 5 0
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Vector Shift Right Logical

Format:

- SRL.B \( wd,ws,wt \)
- SRL.H \( wd,ws,wt \)
- SRL.W \( wd,ws,wt \)
- SRL.D \( wd,ws,wt \)

MSA

Purpose: Vector Shift Right Logical

Vector bit count shift right logical.

Description:

\[ wd[i] \leftarrow ws[i] \gg wt[i] \]

The elements in vector \( ws \) are shifted right logical by the number of bits the elements in vector \( wt \) specify modulo the size of the element in bits. The result is written to vector \( wd \).

The operands and results are values in integer data format \( df \).

Restrictions:

No data-dependent exceptions are possible.

Operation:

SRL.B

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/8-1
\]
\[
t \leftarrow \text{WR}[wt]_{8i+2..8i} \\
\text{WR}[wd]_{8i+7..8i} \leftarrow 0^t \text{ || } \text{WR}[ws]_{8i+7..8i+t}
\]
\[
\text{endfor}
\]

SRL.H

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/16-1
\]
\[
t \leftarrow \text{WR}[wt]_{16i+3..16i} \\
\text{WR}[wd]_{16i+15..16i} \leftarrow 0^t \text{ || } \text{WR}[ws]_{16i+15..16i+t}
\]
\[
\text{endfor}
\]

SRL.W

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/32-1
\]
\[
t \leftarrow \text{WR}[wt]_{32i+4..32i} \\
\text{WR}[wd]_{32i+31..32i} \leftarrow 0^t \text{ || } \text{WR}[ws]_{32i+31..32i+t}
\]
\[
\text{endfor}
\]

SRL.D

\[
\text{for } i \text{ in } 0 .. \text{WRLEN}/64-1
\]
\[
t \leftarrow \text{WR}[wt]_{64i+5..64i} \\
\text{WR}[wd]_{64i+63..64i} \leftarrow (\text{WR}[ws]_{64i+63})^t \text{ || } \text{WR}[ws]_{64i+63..64i+t}
\]
\[
\text{endfor}
\]

Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Shift Right Logical

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRLI.B</td>
<td>( \text{wd}[i] \leftarrow \text{ws}[i] \gg m )</td>
</tr>
<tr>
<td>SRLI.H</td>
<td>( \text{wd}[16i+15..16i] \leftarrow 0^t \</td>
</tr>
<tr>
<td>SRLI.W</td>
<td>( \text{wd}[32i+31..32i] \leftarrow 0^t \</td>
</tr>
<tr>
<td>SRLI.D</td>
<td>( \text{wd}[64i+63..64i] \leftarrow 0^t \</td>
</tr>
</tbody>
</table>

**Purpose:** Immediate Shift Right Logical

Immediate bit count shift right logical.

**Description:**

\( \text{wd}[i] \leftarrow \text{ws}[i] \gg m \)

The elements in vector \( \text{ws} \) are shifted right logical by \( m \) bits. The result is written to vector \( \text{wd} \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\begin{align*}
\text{SRLI.B} & \quad t \leftarrow m \\
& \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN/8-1} \\
& \quad \text{WR[wd]}_{8i+7..8i} \leftarrow 0^t \ || \ \text{WR[ws]}_{8i+7..8i+t} \\
& \quad \text{endfor} \\
\text{SRLI.H} & \quad t \leftarrow m \\
& \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN/16-1} \\
& \quad \text{WR[wd]}_{16i+15..16i} \leftarrow 0^t \ || \ \text{WR[ws]}_{16i+15..16i+t} \\
& \quad \text{endfor} \\
\text{SRLI.W} & \quad t \leftarrow m \\
& \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN/32-1} \\
& \quad \text{WR[wd]}_{32i+31..32i} \leftarrow 0^t \ || \ \text{WR[ws]}_{32i+31..32i+t} \\
& \quad \text{endfor} \\
\text{SRLI.D} & \quad t \leftarrow m \\
& \quad \text{for } i \text{ in } 0 \ldots \text{WRLEN/64-1} \\
& \quad \text{WR[wd]}_{64i+63..64i} \leftarrow 0^t \ || \ \text{WR[ws]}_{64i+63..64i+t} \\
& \quad \text{endfor}
\end{align*}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Shift Right Logical Rounded

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SRLR.df</td>
<td>Vector bit count shift right logical with rounding</td>
</tr>
</tbody>
</table>

**Purpose:**

Vector bit count shift right logical with rounding

**Description:**

wd[i] \(\leftarrow\) ws[i] >>(rounded) wt[i]

The elements in vector ws are shifted right logical by the number of bits the elements in vector wt specify modulo the size of the element in bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector wd.

The operands and results are values in integer data format df.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```plaintext
function srlr(ts, n, b)
    if n = 0 then
        return ts
    else
        return (0n || tsb-1..n) + tsn-1
    endif
endfunction srlr
```

```plaintext
SRLR.B for i in 0 .. WRLEN/8-1
    WR[wd]8i+7..8i \(\leftarrow\) srlr(WR[ws]8i+7..8i, WR[wt]8i+2..8i, 8)
endfor

SRLR.H for i in 0 .. WRLEN/16-1
    WR[wd]16i+15..16i \(\leftarrow\) srlr(WR[ws]16i+15..16i, WR[wt]16i+3..16i, 16)
endfor

SRLR.W for i in 0 .. WRLEN/32-1
    WR[wd]32i+31..32i \(\leftarrow\) srlr(WR[ws]32i+31..32i, WR[wt]32i+4..32i, 32)
endfor

SRLR.D for i in 0 .. WRLEN/64-1
    WR[wd]64i+63..64i \(\leftarrow\) srlr(WR[ws]64i+63..64i, WR[wt]64i+5..64i, 64)
endfor
```
Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Shift Right Logical Rounded

**Format:**

- SRLRI.B wd,ws,m
- SRLRI.H wd,ws,m
- SRLRI.W wd,ws,m
- SRLRI.D wd,ws,m

**Purpose:** Immediate Shift Right Logical Rounded

Immediate bit count shift right logical with rounding

**Description:** \( \text{wd}[i] \leftarrow \text{ws}[i] >>\text{rounded}) \ m \)

The elements in vector \( \text{ws} \) are shifted right logical by \( m \) bits. The most significant discarded bit is added to the shifted value (for rounding) and the result is written to vector \( \text{wd} \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```plaintext
SRLRI.B
for i in 0 .. WRLEN/8-1
    \( \text{WR}[\text{wd}]_{8i+7..8i} \leftarrow \text{srlr}(\text{WR}[\text{ws}]_{8i+7..8i}, m, 8) \)
endfor

SRLRI.H
for i in 0 .. WRLEN/16-1
    \( \text{WR}[\text{wd}]_{16i+15..16i} \leftarrow \text{srlr}(\text{WR}[\text{ws}]_{16i+15..16i}, m, 16) \)
endfor

SRLRI.W
for i in 0 .. WRLEN/32-1
    \( \text{WR}[\text{wd}]_{32i+31..32i} \leftarrow \text{srlr}(\text{WR}[\text{ws}]_{32i+31..32i}, m, 32) \)
endfor

SRLRI.D
for i in 0 .. WRLEN/64-1
    \( \text{WR}[\text{wd}]_{64i+63..64i} \leftarrow \text{srlr}(\text{WR}[\text{ws}]_{64i+63..64i}, m, 64) \)
endfor

function srlr(ts, n, b)
    if n = 0 then
        return ts
    else
        return \((0^n | | ts_{b-1..n}) + ts_{n-1}\)
    endif
endfunction srlr
```
Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Store

Format:

```
ST.df
ST.B wd,s10(rs)          MSA
ST.H wd,s10(rs)          MSA
ST.W wd,s10(rs)          MSA
ST.D wd,s10(rs)          MSA
```

Purpose: Vector Store

Vector store element-by-element to base register plus offset memory address.

Description: memory[rs + s10 + i * sizeof(wd[i])] ← wd[i]

The WRLEN/8 bytes in vector wd are stored as elements of data format df at the effective memory location addressed by the base rs and the 10-bit signed immediate offset s10.

The s10 offset in data format df units is added to the base rs to form the effective memory location address. rs and the effective memory location address have no alignment restrictions.

If the effective memory location address is element aligned, the vector store instruction is atomic at the element level with no guaranteed ordering among elements, i.e. each element store is an atomic operation issued in no particular order with respect to the element's vector position.

By convention, in the assembly language syntax all offsets are in bytes and have to be multiple of the size of the data format df. The assembler determines the s10 bitfield value dividing the byte offset by the size of the data format df.

Restrictions:

Address-dependent exceptions are possible.

Operation:

```
ST.B
a ← rs + s10
StoreByteVector(WR[wd]WRLEN-1..0, a, WRLEN/8)

ST.H
a ← rs + s10 * 2
StoreHalfwordVector(WR[wd]WRLEN-1..0, a, WRLEN/16)

ST.W
a ← rs + s10 * 4
StoreWordVector(WR[wd]WRLEN-1..0, a, WRLEN/32)

ST.D
a ← rs + s10 * 8
StoreDoublewordVector(WR[wd]WRLEN-1..0, a, WRLEN/64)
```

```c
definition StoreByteVector(tt, a, n)
    /* Implementation defined store n byte vector tt to virtual
       address a. */
endfunction StoreByteVector

function StoreHalfwordVector(tt, a, n)
    /* Implementation defined store n halfword vector tt to virtual
```
address a. */
endfunction StoreHalfwordVector

function StoreWordVector(tt, a, n)
  /* Implementation defined store n word vector tt to virtual
  address a. */
endfunction StoreWordVector

function StoreDoublewordVector(tt, a, n)
  /* Implementation defined store n doubleword vector tt to virtual
  address a. */
endfunction StoreDoublewordVector

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception. Data access TLB and Address Error Exceptions.
Vector Signed Saturated Subtract of Signed Values

**Format:**

- `SUBS_S.B wd,ws,wt`
- `SUBS_S.H wd,ws,wt`
- `SUBS_S.W wd,ws,wt`
- `SUBS_S.D wd,ws,wt`

**Purpose:** Vector Signed Saturated Subtract of Signed Values

Vector subtraction from vector saturating the result as signed value.

**Description:**

\[ wd[i] \leftarrow \text{saturate\_signed}(\text{signed}(ws[i]) - \text{signed}(wt[i])) \]

The elements in vector \( wt \) are subtracted from the elements in vector \( ws \). Signed arithmetic is performed and overflows clamp to the largest and/or smallest representable signed values before writing the result to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```mips
SUBS_S.B
for i in 0 .. WRLEN/8-1
    WR[wd]_{8i+7..8i} \leftarrow \text{subs\_s}(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
endfor

SUBS_S.H
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow \text{subs\_s}(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
endfor

SUBS_S.W
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow \text{subs\_s}(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
endfor

SUBS_S.D
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow \text{subs\_s}(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
endfor
```

**function sat_s(tt, n, b)**

- if \( tt_{n-1} = 0 \) and \( tt_{n-1..b-1} \neq 0^{n-b+1} \) then
  - return \( 0^{n-b+1} || 1^{b-1} \)
- else
  - return \( tt \)
endfunction sat_s
function subs_s(ts, tt, n)
    t <- (ts_{n-1} || ts) - (tt_{n-1} || tt)
    return sat_s(t, n+1, n)
endfunction subs_s

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Saturated Subtract of Unsigned Values

Format:

```
SUBS_U.B wd,ws,wt
SUBS_U.H wd,ws,wt
SUBS_U.W wd,ws,wt
SUBS_U.D wd,ws,wt
```

Purpose: Vector Unsigned Saturated Subtract of Unsigned Values

Vector subtraction from vector saturating the result as unsigned value.

Description:

```
wd[i] \leftarrow \text{sat}_u(\text{unsigned}(ws[i]) - \text{unsigned}(wt[i]))
```

The elements in vector \(wt\) are subtracted from the elements in vector \(ws\). Unsigned arithmetic is performed and underflows clamp to 0 before writing the result to vector \(wd\).

The operands and results are values in integer data format \(df\).

Restrictions:

No data-dependent exceptions are possible.

Operation:

```
function \text{sat}_u(tt, n, b)
    if \text{tt}_{n-1..b} \neq 0^n-b then
        return 0^n-b || 1^b
    else
        return tt
    endif
endfunction \text{sat}_u

function \text{subs}_u(ts, tt, n)
    t \leftarrow (0 || ts) - (0 || tt)
endfunction \text{subs}_u
```
if \( t_n = 0 \)
   return \( \text{sat}_u(t, n+1, n) \)
else
   return 0
endfunction \( \text{subs}_u \)

\textbf{Exceptions:}
Reserved Instruction Exception, MSA Disabled Exception.
Vector Unsigned Saturated Subtract of Signed from Unsigned

Format:  
<table>
<thead>
<tr>
<th>SUBSUS_U.B</th>
<th>SUBSUS_U.H</th>
<th>SUBSUS_U.W</th>
<th>SUBSUS_U.D</th>
</tr>
</thead>
<tbody>
<tr>
<td>wd, ws, wt</td>
<td>wd, ws, wt</td>
<td>wd, ws, wt</td>
<td>wd, ws, wt</td>
</tr>
</tbody>
</table>

Purpose:  Vector Unsigned Saturated Subtract of Signed from Unsigned

Vector subtraction of signed values from unsigned values saturating the results as unsigned values.

Description:  
\[ \text{wd}[i] \leftarrow \text{saturate unsigned}(\text{unsigned}(\text{ws}[i]) - \text{signed}(\text{wt}[i])) \]

The signed elements in vector \( \text{wt} \) are subtracted from the unsigned elements in vector \( \text{ws} \). The signed result is unsigned saturated and written to vector \( \text{wd} \).

The operands and results are values in integer data format \( df \).

Restrictions:  
No data-dependent exceptions are possible.

Operation:

```
function sat_u(tt, n, b)
    if tt[n-1..b] \neq 0^n-b then
        return 0^n-b || 1^b
    else
        return tt
    endif
endfunction sat_u

function subsus_u(ts, tt, n)
    t \leftarrow (0 || ts) - (tt[n-1] || tt)
endfunction subsus_u
```
if $t_n = 0$
    return sat_u(t, n+1, n)
else
    return 0
endfunction subsus_u

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Signed Saturated Subtract of Unsigned Values

**Format:**

<table>
<thead>
<tr>
<th>Format</th>
<th>SUBSUU_S.B</th>
<th>SUBSUU_S.H</th>
<th>SUBSUU_S.W</th>
<th>SUBSUU_S.D</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>wd, ws, wt</td>
<td>MSA</td>
<td>MSA</td>
<td>MSA</td>
</tr>
</tbody>
</table>

**Purpose:** Vector Signed Saturated Subtract of Unsigned Values

Vector subtraction from vector of unsigned values saturating the results as signed values.

**Description:**

\[ wd[i] \leftarrow \text{saturate\_signed(unsigned(ws[i]) - unsigned(wt[i]))} \]

The unsigned elements in vector \( wt \) are subtracted from the unsigned elements in vector \( ws \). The signed result is signed saturated and written to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

```
SUBSUU_S.B
for i in 0 .. WRLEN/8-1
    WR[wd]_{8i+7..8i} \leftarrow \text{sussu}_s(WR[ws]_{8i+7..8i}, WR[wt]_{8i+7..8i}, 8)
endfor

SUBSUU_S.H
for i in 0 .. WRLEN/16-1
    WR[wd]_{16i+15..16i} \leftarrow \text{sussu}_s(WR[ws]_{16i+15..16i}, WR[wt]_{16i+15..16i}, 16)
endfor

SUBSUU_S.W
for i in 0 .. WRLEN/32-1
    WR[wd]_{32i+31..32i} \leftarrow \text{sussu}_s(WR[ws]_{32i+31..32i}, WR[wt]_{32i+31..32i}, 32)
endfor

SUBSUU_S.D
for i in 0 .. WRLEN/64-1
    WR[wd]_{64i+63..64i} \leftarrow \text{sussu}_s(WR[ws]_{64i+63..64i}, WR[wt]_{64i+63..64i}, 64)
endfor
```

```
def sat_s(tt, n, b)
    if ttn-1 = 0 and ttn-1..b-1 \neq 0^n-b+1 then
        return 0^n-b+1 || 1^b-1
    endif
    if ttn-1 = 1 and ttn-1..b-1 \neq 1^n-b+1 then
        return 1^n-b+1 || 0^b-1
    else
        return tt
    endif
endfunction sat_s
```
function subsuu_s(ts, tt, n)
    t ← (0 || ts) - (0 || tt)
    return sat_s(t, n+1, n)
endfunction subsuu_s

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
Vector Subtract

### Format:

<table>
<thead>
<tr>
<th>Format</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>SUBV.df</td>
<td>Vector Subtract</td>
</tr>
<tr>
<td>SUBV.B</td>
<td>wd, ws, wt</td>
</tr>
<tr>
<td>SUBV.H</td>
<td>wd, ws, wt</td>
</tr>
<tr>
<td>SUBV.W</td>
<td>wd, ws, wt</td>
</tr>
<tr>
<td>SUBV.D</td>
<td>wd, ws, wt</td>
</tr>
</tbody>
</table>

### Purpose:

Vector subtraction from vector.

### Description:

\[ \text{wd}[i] \leftarrow \text{ws}[i] - \text{wt}[i] \]

The elements in vector \(\text{wt}\) are subtracted from the elements in vector \(\text{ws}\). The result is written to vector \(\text{wd}\).

### Restrictions:

No data-dependent exceptions are possible.

### Operation:

#### SUBV.B

```c
for i in 0 .. WRLEN/8-1
    WR[wd][8i+7..8i] ← WR[ws][8i+7..8i] - WR[wt][8i+7..8i]
endfor
```

#### SUBV.H

```c
for i in 0 .. WRLEN/16-1
    WR[wd][16i+15..16i] ← WR[ws][16i+15..16i] - WR[wt][16i+15..16i]
endfor
```

#### SUBV.W

```c
for i in 0 .. WRLEN/32-1
    WR[wd][32i+31..32i] ← WR[ws][32i+31..32i] - WR[wt][32i+31..32i]
endfor
```

#### SUBV.D

```c
for i in 0 .. WRLEN/64-1
    WR[wd][64i+63..64i] ← WR[ws][64i+63..64i] - WR[wt][64i+63..64i]
endfor
```

### Exceptions:

Reserved Instruction Exception, MSA Disabled Exception.
Immediate Subtract

Immediate Subtract

**Purpose:** Immediate Subtract

Immediate subtraction from vector.

**Description:** \( wd[i] \leftarrow ws[i] - u5 \)

The 5-bit immediate unsigned value \( u5 \) is subtracted from the elements in vector \( ws \). The result is written to vector \( wd \).

The operands and results are values in integer data format \( df \).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{SUBVI.B} \\
\begin{align*}
t & \leftarrow 0^3 || u5_4..0 \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN/8-1} \\
& \quad \text{WR}[wd][8i+7..8i] \leftarrow \text{WR}[ws][8i+7..8i] - t \\
& \text{endfor}
\end{align*}
\]

\[
\text{SUBVI.H} \\
\begin{align*}
t & \leftarrow 0^{11} || u5_4..0 \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN/16-1} \\
& \quad \text{WR}[wd][16i+15..16i] \leftarrow \text{WR}[ws][16i+15..16i] - t \\
& \text{endfor}
\end{align*}
\]

\[
\text{SUBVI.W} \\
\begin{align*}
t & \leftarrow 0^{27} || u5_4..0 \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN/32-1} \\
& \quad \text{WR}[wd][32i+31..32i] \leftarrow \text{WR}[ws][32i+31..32i] - t \\
& \text{endfor}
\end{align*}
\]

\[
\text{SUBVI.D} \\
\begin{align*}
t & \leftarrow 0^{59} || u5_4..0 \\
& \text{for } i \text{ in } 0 \ldots \text{WRLEN/64-1} \\
& \quad \text{WR}[wd][64i+63..64i] \leftarrow \text{WR}[ws][64i+63..64i] - t \\
& \text{endfor}
\end{align*}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Vector Data Preserving Shuffle

**Format:**

- **VSHF.B** \(wd, ws, wt\)  
- **VSHF.H** \(wd, ws, wt\)  
- **VSHF.W** \(wd, ws, wt\)  
- **VSHF.D** \(wd, ws, wt\)

**Purpose:** Vector Data Preserving Shuffle

Vector elements selective copy based on the control vector preserving the input data vectors.

**Description:**

\[ wd \leftarrow \text{vector\_shuffle(control}(wd), ws, wt) \]

The vector shuffle instructions selectively copy data elements from the concatenation of vectors \(ws\) and \(wt\) into vector \(wd\) based on the corresponding control element in \(wd\).

The least significant 6 bits in \(wd\) control elements modulo the number of elements in the concatenated vectors \(ws\), \(wt\) specify the index of the source element. If bit 6 or bit 7 is 1, there will be no copy, but rather the destination element is set to 0.

The operands and results are values in integer data format \(df\).

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

**VSHF.B**

\[ v \leftarrow WR[ws] || WR[wt] \]

for \(i\) in 0 .. \(WRLEN/8\)-1

\[ k \leftarrow WR[wd]_{8i+5..8i} \mod (WRLEN/4) \]

if \(WR[wd]_{8i+7..8i+6} \neq 0\) then

\[ WR[wd]_{8i+7..8i} \leftarrow 0 \]

else

\[ WR[wd]_{8i+7..8i} \leftarrow v_{8k+7..8k} \]

endif

denefor

**VSHF.H**

\[ v \leftarrow WR[ws] || WR[wt] \]

for \(i\) in 0 .. \(WRLEN/16\)-1

\[ k \leftarrow WR[wd]_{16i+5..16i} \mod (WRLEN/8) \]

if \(WR[wd]_{16i+7..16i+6} \neq 0\) then

\[ WR[wd]_{16i+7..16i} \leftarrow 0 \]

else

\[ WR[wd]_{16i+15..16i} \leftarrow v_{16k+15..16k} \]

endif

denefor

**VSHF.W**

\[ v \leftarrow WR[ws] || WR[wt] \]

for \(i\) in 0 .. \(WRLEN/32\)-1

\[ k \leftarrow WR[wd]_{32i+5..32i} \mod (WRLEN/16) \]
if WR[wd]_{32i+7..32i+6} ≠ 0 then
    WR[wd]_{32i+31..32i} ← 0
else
    WR[wd]_{32i+31..32i} ← v_{32k+31..32k}
endif
endfor

VSHF.D
v ← WR[ws] || WR[wt]
for i in 0 .. WRLEN/64-1
    k ← WR[wd]_{64i+5..64i mod (WRLEN/32)}
    if WR[wd]_{64i+7..64i+6} ≠ 0 then
        WR[wd]_{64i+63..64i} ← 0
    else
        WR[wd]_{64i+63..64i} ← v_{64k+63..64k}
    endif
endfor

Exceptions:
Reserved Instruction Exception, MSA Disabled Exception.
**Vector Logical Exclusive Or (XOR.V)**

**Format:**

\[
\text{XOR.V} \\
\text{XOR.V } wd, ws, wt
\]

**Purpose:** Vector Logical Exclusive Or

Vector by vector logical exclusive or.

**Description:**

\[
w_d \leftarrow \text{ws XOR wt}
\]

Each bit of vector \(ws\) is combined with the corresponding bit of vector \(wt\) in a bitwise logical XOR operation. The result is written to vector \(wd\).

The operands and results are bit vector values.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{WR}[wd] \leftarrow \text{WR}[ws] \text{ XOR } \text{WR}[wt]
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
**Immediate Logical Exclusive Or**

**XORI.B**

**Format:**

\[
\text{XORI.B} \\
\text{XORI.B } \text{wd,ws,i8} \\
\text{MSA}
\]

**Purpose:** Immediate Logical Exclusive Or

Immediate by vector logical exclusive or.

**Description:**

\[
\text{wd}[i] \leftarrow \text{ws}[i] \text{ XOR } i8
\]

Each byte element of vector ws is combined with the 8-bit immediate i8 in a bitwise logical XOR operation. The result is written to vector wd.

The operands and results are values in integer byte data format.

**Restrictions:**

No data-dependent exceptions are possible.

**Operation:**

\[
\text{for } i \text{ in } 0 .. \text{WRLEN/8-1} \\
\text{WR[wd]}_{8i+7..8i} \leftarrow \text{WR[ws]}_{8i+7..8i} \text{ XOR } i8_{7..0}
\]

**Exceptions:**

Reserved Instruction Exception, MSA Disabled Exception.
Appendix A

Vector Registers Partitioning

MSA allows for multi-threaded implementations with fewer than 32 physical vector registers per hardware thread context. The thread contexts have access to as many vector registers as needed. When the hardware runs out of physical registers, the OS re-schedules the running threads or processes to accommodate for the pending requests.

The OS is responsible for saving and restoring the vector registers on software context switching. The actual mapping of the physical registers to the thread contexts is managed by the hardware itself and it is totally invisible to the software.

An overview of the this process is presented in the following sections. The hardware/software interface used for vector register allocation and software context switching relies on the MSA control registers and the MSA Access Disabled Exception, all described in Section 3.4 “MSA Control Registers” and Section 3.5 “Exceptions”.

A.1 Vector Registers Mapping

Let’s assume an implementation with 4 hardware thread contexts tc0, …, tc3, and 64 physical vector registers pv0, …, pv63. Each hardware thread context has its own set of MSA control registers.

The hardware maintains a look-up table with the mapping of the 64 physical registers to any of the architecturally defined 32 vector registers W0, …, W31 usable from within the 4 hardware thread contexts. Hypothetically, the look-up table could be as shown in Table A.1.

<table>
<thead>
<tr>
<th>Physical Register</th>
<th>Hardware Thread Context</th>
<th>Architecture Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>pv0</td>
<td>tc3</td>
<td>W5</td>
</tr>
<tr>
<td>pv1</td>
<td>tc3</td>
<td>W0</td>
</tr>
<tr>
<td>pv2</td>
<td>none</td>
<td>N/A</td>
</tr>
<tr>
<td>pv4</td>
<td>tc0</td>
<td>W2</td>
</tr>
<tr>
<td>…</td>
<td>…</td>
<td>…</td>
</tr>
<tr>
<td>pv63</td>
<td>none</td>
<td>N/A</td>
</tr>
</tbody>
</table>

The OS grants a vector register to a hardware thread context by writing the register index to MSAMap. The successful mapping is confirmed in MSAAccess. For example, on writing 1 to MSAMap, the hardware finds a free physical
A.2 Saving/Restoring VectorRegisters on Context Switch

register, maps it to W1 for tc0, and updates its internal look-up table (see Table A.2). Now that the context tc0 already using W2 is being granted access to vector register is W1, the tc0 MSAAccess control register changes from 0x00000004 (only MSAAccessW2 bit set) to 0x00000006 (now MSAAccessW2 and MSAAccessW1 bits are set).

If the hardware runs out of physical vector registers to map, the MSAAccess does not change. To confirm the availability, the OS should read back and check MSAAccess.

Table A.2 Updated Physical-to-Thread Context Vector Register Mapping (Hardware Internal)

<table>
<thead>
<tr>
<th>Physical Register</th>
<th>Hardware Thread Context</th>
<th>Architecture Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>pv0</td>
<td>tc3</td>
<td>W5</td>
</tr>
<tr>
<td>pv1</td>
<td>tc3</td>
<td>W0</td>
</tr>
<tr>
<td>pv2</td>
<td>tc0</td>
<td>W1 (^\d)</td>
</tr>
<tr>
<td>pv4</td>
<td>tc0</td>
<td>W2</td>
</tr>
<tr>
<td>...</td>
<td>...</td>
<td>...</td>
</tr>
<tr>
<td>pv63</td>
<td>none</td>
<td>N/A</td>
</tr>
</tbody>
</table>

1. Updated entry.

A.2 Saving/Restoring Vector Registers on Context Switch

Using the above hardware implementation, i.e. 4 thread contexts tc0, …, tc3, and 64 physical vector registers pv0, …, pv63, the OS manages the context switching for a set of software threads, s0, …, s10, s11, s12, … Two look-up tables are used for this purpose: one with the status of the software context mapping and previously saved vector registers (Table A.3) and the second with the vector register usage for each software thread (Table A.4).

Table A.3 and Table A.4 show software thread s10 on thread context tc0 using vector register W2. The other running thread is s11 on tc3 using W0 and W5. The hardware view of this configuration has been presented above in Table A.1. In Table A.3, thread s12 is waiting to be scheduled and has vector register W1 saved from a previous run.

Table A.3 Context Mapping Table (OS Internal)

<table>
<thead>
<tr>
<th>Software Thread</th>
<th>Hardware Thread Context</th>
<th>Status</th>
<th>Saved Registers (Hex Mask)</th>
<th>Saved Registers (Register List)</th>
</tr>
</thead>
<tbody>
<tr>
<td>s10</td>
<td>tc0</td>
<td>running on</td>
<td>0x000000000</td>
<td>none</td>
</tr>
<tr>
<td>s11</td>
<td>tc3</td>
<td>running on</td>
<td>0x000000000</td>
<td>none</td>
</tr>
<tr>
<td>s12</td>
<td>N/A</td>
<td>waiting</td>
<td>0x000000002</td>
<td>W1</td>
</tr>
</tbody>
</table>
Let’s suppose there is context switch between s_{10} and s_{12} on tc_{0}. What the OS does is to start running s_{12} on tc_{0} without changing the current tc_{0} MSAAccess, but setting in MSASave all the bits set in either MSAAccess or in the s_{12} saved registers mask. Therefore MSASave has two bits set: MSASave_{W2} and MSASave_{W1}, which allows for saving W2 register used by s_{10} and restoring W1 register already saved for s_{12} when this register is requested.

If the first MSA instruction s_{12}/tc_{0} runs writes vector register W2 and reads vector register W1, the hardware sets MSARequest_{W1}, MSARequest_{W2} and signals the MSA Access Disabled Exception. The exception is signaled because W2 needs to be saved, i.e. MSASave_{W2} is set, and W1 is not available i.e. MSAAccess_{W1} is clear. Then, the OS will take the following actions:

- Save W2 because MSASave_{W2} is set. From the register usage Table A.4 it is known that tc_{0}/W2 belongs to s_{10}. Saving W2 requires a vector store followed by setting bit 2 in Saved Registers Mask of s_{10}, and clearing the MSASave_{W2}.

- Request a new physical vector register for W1 by writing 1 to MSAMap.

- Restore the previous W1 used by s_{12} according to the Saved Registers Mask in Table A.3. Restoring W1 requires a vector load followed by clearing MSASave_{W1}. Because W1 has been written, the hardware will set MSAModify_{W1}.

- Clear MSAModify_{W1} because the restored W1 is not changed with respect of the saved value. In this context, the s_{12} Saved Registers Mask bit W1 is still relevant and should be preserved as set.

Table A.5 and Table A.6 show the software context mapping / saved registers and the vector register usage look-up tables after these updates.
A.3 Re-allocating Physical Vector Registers

A physical register is mapped to a thread context/architecture register by writing the architecture register index to \textit{MSAMap}. It is not relevant if the software knows what the particular mapping is — it can always access the same register from the same hardware thread context.

Physical vector registers re-allocation from one software thread to another on the same thread context (intra re-allocation) is done by setting the corresponding bits in the \textit{MSASave} control register. If the new software thread starts with \textit{MSASave} being identical to \textit{MSAAccess}, it is guaranteed all vector registers used by the new software thread are properly saved/restored. An example of this procedure is presented above in Section A.2 “Saving/Restoring Vector Registers on Context Switch”.

Inter-thread contexts physical vector registers re-allocation (between different hardware thread contexts), mandates the owner thread context to save all the registers intended for re-allocation and unmap them by writing the corresponding indexes to \textit{MSAUnmap}. To exemplify, let’s start from the configuration shown in Table A.5 / Table A.6 (OS view) and Table A.2 (hardware view). If the software decides to free up vector register W0 on tc3 when rescheduling s11, then it saves W0, marks W0 as saved for s11, and writes 0 to \textit{MSAUnmap}. Then, the hardware will mark pv1, i.e. the hypothetical mapping in Table A.2 used for W0/tc3, as free. In a different thread context, let’s say tc1, the software could now map a new vector register, e.g. W9, and if the hardware decides pv1 is the next free register, pv1 will be used by tc1 for W9.

A.4 Heuristic for Vector Register Allocation

The performance of a multithreaded MSA implementation with less than 32 vector registers per thread context depends the actual register usage at run-time and the OS scheduling strategy.

In a typical application, one software thread might use lots of vector registers for longer time, while the other threads sporadically use very few. The OS could schedule the most demanding software thread on the same thread context, while time-sharing another context for the software threads with a lighter usage pattern.
## Revision History

<table>
<thead>
<tr>
<th>Revision</th>
<th>Date</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.00</td>
<td>December 12, 2012</td>
<td>• MIPS Architecture Release 5.</td>
</tr>
<tr>
<td>1.01</td>
<td>February 8, 2013</td>
<td>• Signaling NaN definition, non-trapping exception pseudocode clarification.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• LDX/STX pseudocode typo fix.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• FLOG2 description clarification.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Typo fix for 64-bit GPR-based instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Reserved d/f/n values for elements outside the 128-bit wide vector registers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Specified WRLEN constant to be 128.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• 3RF opcode table H/W vs. W/D typo fixed.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Specified NaN propagation rule.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• FMADD/FMSUB signals Invalid for infinity * 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• CTCMSA/CFCMSA signal Coprocessor 0 Unusable exception for privileged MSA control registers</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• MSA instruction can not be executed when FPU is usable and operates with floating-point registers in 32-bit mode.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• FTQ signals the Overflow exception for out of range numeric operands.</td>
</tr>
<tr>
<td>1.02</td>
<td>March 4, 2013</td>
<td>• Reset state for MSAEn bit and MSA Access, Save, Modify and Request control registers is zero.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Added new instructions: INSVE, FRCP, and FRSQRT instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Specified new flush to zero control bits.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified the effects of changing FR from 0 to 1 and from 1 to 0.</td>
</tr>
<tr>
<td>1.03</td>
<td>March 8, 2013</td>
<td>• Specified the effect of FPR high read/write operations on the vector registers.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Removed unused VECS5 instruction format.</td>
</tr>
<tr>
<td>1.04</td>
<td>May 31, 2013</td>
<td>• Fixed NX mode description to specify that the output is always a signaling NaN value for any floating-point exception detected when NX is set.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified address calculation for load/store instructions with no alignment restrictions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Flush to zero is controlled with one bit (FS) for both subnormal input operands and tiny non-zero results.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Clarified subnormal input operands flush to zero in compare instructions.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• FPR registers are <strong>UNPREDICTABLE</strong> after changing FR from 0 to 1 and from 1 to 0.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Explicit MIPS Architecture Release 5 and FPU NAN2008/ABS2008 requirements.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Renamed INSV to INSERT, SUBSS_U to SUBSUU_S, and SUBUS_S to SUBSU_S.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• New instructions (FTRUNC_S, FTRUNC_U) for floating-point to integer truncation.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• New instructions for shift right with rounding (SRAR, SRARI, SRLR, SRLRI) and horizontal add/sub (HADD_S, HADD_U, HSUB_S, HSUB_U).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Eliminated redundant floating point compare instructions FCGT, FSGT, FCGE, FSGE.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• New floating point compare instructions (FCAF, FSAF, FCUEQ, FSUEQ, FCULT, FSULT, FCULE, FSULE, FSUN, FCOR, FSOR, FCUNE, FSUNE).</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Opcode changes for FCNE, FSNE, MUL_Q, MULR_Q, MADD_Q, MADDR_Q, MSADD_Q, MSUBR_Q.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Defined floating-point registers access in the context of vector registers partitioning.</td>
</tr>
<tr>
<td></td>
<td></td>
<td>• Load/store pseudocode update.</td>
</tr>
<tr>
<td>Revision</td>
<td>Date</td>
<td>Description</td>
</tr>
<tr>
<td>----------</td>
<td>-----------------</td>
<td>-------------</td>
</tr>
</tbody>
</table>
| 1.05     | June 21, 2013   | - Template update to change MIPS logo and legal text.  
- Flush to zero (FS) does not apply to 16-bit float data used by format conversion instructions FEXDO, FEXUPL, and FEXUPR and to non arithmetic instruction FCLASS.  
- Load/store instructions are atomic at the element level and do not guarantee any ordering among elements.  
- Defined reserved fields as R0: read as zero and must be written as zero.  
- Clarified SLD/SLDI register layout and data format.  
- FRCP and FRSQRT clarifications regarding Underflow, Overflow, and Inexact signaling. |
| 1.06     | August 6, 2013  | - Missing immediate instructions and FMSUB added to the Instruction Set Summary.  
- Explicitly defined i8 immediates as 8-bit values where the sign is not relevant.  
- Typos fixed for source and destination registers in VSHF.W and COPY_S/U pseudocode.  
- COPY_S/U.D and INSERT.D are MIPS64 instructions. Updated ELM Instruction Format table accordingly.  
- Added “ordered” text to the ordered floating-point compare instructions.  
- Typos fixed in mulx_s/u pseudocode for bit selection.  
- Changed MSA MIPS32 AFP document class to 2B.  
- The default value for Underflow is the rounded result based on the rounding mode.  
- Approximate reciprocal instructions FRCP and FRSQRT signal Inexact only for finite numerical operands. |
| 1.07     | October 2, 2013 | - Typo fixed in MSACSR Flags update pseudocode.  
- Specified CTCMSA/CFCMSA reserved control registers behavior.  
- Removed indexed load/store LDX/STX instructions.  
- Introduced base architecture left-shift add LSA and DLSA instructions.  
- LDI opcode changed.  
- Load/store offsets are 10-bit values in data format units.  
- Branch offsets are 16 bits.  
- Added signaling to quiet NaN conversion rules.  
- Corrections for fixed point multiply add/sub and signed-to-unsigned saturation pseudocode.  
- Deleted the superfluous text for multiply add/sub NaN propagation as this case is no exception from the general left-to-right rule. |
| 1.09     | December 20, 2013 | - Fixed some typos in the instruction formats.  
- Explicit referenced IEEE 2008 maxNum/maxNumMag and minNum/minNumMag in FMAX/FMAX_A and FMIN/FMIN_A.  
- Typos fixed in FEXUPL description and FMAX_A pseudocode.  
- FCLASS pseudocode typo fixed.  
- FTQ signals both the Overflow and Inexact for values outside the range. |
| 1.10     | February 7, 2014 | - Expanded the text describing the NaN propagation rules.  
- LD/ST descriptions show s10 offsets.  
- Specified the flush-to-zero exception signaling for approximate reciprocal instructions.  
- Reciprocal instructions FRCP and FRSQRT comply with the IEEE rules. |
| 1.11     | April 8, 2014   | - Higher vector register bits are UNPREDICTABLE after writing scalar floating-point values.  
- Reserved MSA opcodes generate MSA Disabled exception.  
- Specified that the assembler syntax for the LD/ST offset is in bytes.  
- Neither the base address nor the calculated effective LD/ST address have any alignment restrictions. |
| 1.12     | February 3, 2016 | - COPY_U.D removed from MSA64.  
- Replaced u2 with s8 in the LSA and DLSA descriptions.  
- Load/store atomicity is guaranteed only if the address is element aligned.  
- Fixed FFQL/FFQR scaling typo. |