Chapter 1: Introduction to MIPS16e2

1.1: Base Architecture Requirements ................................................................. 5
1.2: Software Detection of the ASE ................................................................. 5
1.3: Compliance and Subsetting ........................................................................ 5
1.4: MIPS16e2 Overview .................................................................................... 5
1.5: MIPS16e2 ASE Features ........................................................................... 6
1.6: MIPS16e2 Register Set ............................................................................... 6
1.7: MIPS16e2 ISA Modes ............................................................................... 7
1.8: MIPS16e2 Instruction Summaries ............................................................... 8
1.9: MIPS16e2 Instruction Formats ................................................................. 10
1.10: MIPS16e2 Instruction Stream Organization and Endianness ................. 11
1.11: MIPS16e2 Instruction Fetch Restrictions .................................................. 11
1.12: Xlat Usage ............................................................................................... 11

Chapter 2: MIPS16e2 Instruction Descriptions ............................................... 13

ADDIU .............................................................................................................. 14
ANDI ............................................................................................................... 15
CACHE .............................................................................................................. 16
DE ...................................................................................................................... 22
DMT .................................................................................................................. 23
DVPE ............................................................................................................... 24
EH ...................................................................................................................... 26
EI ....................................................................................................................... 27
EMT .................................................................................................................. 28
EVPE ............................................................................................................... 29
EXT .................................................................................................................. 31
INS .................................................................................................................... 33
INS .................................................................................................................... 35
LB ....................................................................................................................... 37
LB ....................................................................................................................... 38
LH ....................................................................................................................... 39
LH ....................................................................................................................... 40
LL ....................................................................................................................... 41
LUI ..................................................................................................................... 42
LW ....................................................................................................................... 43
LWL ............................................................................................................... 44
LWR ............................................................................................................... 46
MFCO .............................................................................................................. 48
MTCO .............................................................................................................. 49
MOVZ ............................................................................................................ 50
MOVZ ............................................................................................................ 51
MOVN ............................................................................................................ 52
MOV ............................................................................................................... 53
MOV ............................................................................................................... 54
MOVTN ......................................................................................................... 55
MOVTZ ......................................................................................................... 56
MOVTZ ......................................................................................................... 57
PAUSE ........................................................................................................... 58
PREF ............................................................................................................... 60
ORI ............................................................................................................... 63
RDHWR ....................................................................................................... 64
SB .................................................................................................................... 66
SC .................................................................................................................... 67
Table of Contents

<table>
<thead>
<tr>
<th>Command</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>SH</td>
<td>SH instruction</td>
<td>69</td>
</tr>
<tr>
<td>SW</td>
<td>SW instruction</td>
<td>70</td>
</tr>
<tr>
<td>SWL</td>
<td>SWL instruction</td>
<td>71</td>
</tr>
<tr>
<td>SWR</td>
<td>SWR instruction</td>
<td>73</td>
</tr>
<tr>
<td>SYNC</td>
<td>SYNC instruction</td>
<td>75</td>
</tr>
<tr>
<td>XORI</td>
<td>XORI instruction</td>
<td>80</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction to MIPS16e2

This chapter describes the purpose and key features of the MIPS16e2™ Application-Specific Extension (ASE) to the MIPS32® Architecture. The MIPS16e2 ASE is an enhancement to the previous MIPS16e™ ASE which provides additional instructions to improve the compaction of the code and overall performance.

1.1 Base Architecture Requirements

The MIPS16e2 ASE requires the following base architecture support:

- The MIPS32 or MIPS64 Architecture: The MIPS16e2 ASE requires a compliant implementation of the MIPS32 or MIPS64 Architecture.

1.2 Software Detection of the ASE

Software may determine if the MIPS16e2 ASE is implemented by checking the state of the CA2 bit in the Config5 CP0 register.

1.3 Compliance and Subsetting

There are no instruction subsets of the MIPS16e2 ASE to the MIPS64 Architecture — all MIPS16e2 instructions must be implemented. Specifically, this means that the original MIPS16 ASE is not an allowable subset of the MIPS16e2 ASE. For the MIPS16e2 ASE to the MIPS32 Architecture, the instructions which require a 64-bit processor are not implemented and execution of such an instruction must cause a Reserved Instruction exception.

1.4 MIPS16e2 Overview

The MIPS16e2 ASE allows embedded designs to substantially reduce system cost by reducing overall memory requirements. The MIPS16e2 ASE is compatible with any combination of the MIPS32 or MIPS64 Architectures, and existing MIPS binaries can be run without modification on any embedded processor implementing the MIPS16e2 ASE.

The MIPS16e2 ASE must be implemented as part of a MIPS based host processor that includes an implementation of the MIPS Privileged Resource Architecture, and the other components in a typical MIPS based system.

This volume describes only the new instructions in the MIPS16e2 ASE, and does not include information about any specific hardware implementation such as processor-specific details, because these details may vary with implementation. For this information, please refer to the specific processor’s user manual.
1.5 MIPS16e2 ASE Features

The MIPS16e2 ASE includes the following features:

- Includes all MIPS16e instructions — refer to MIPS16e ASE for details
- Allows MIPS16e2 instructions to be intermixed with existing MIPS instruction binaries
- Compatible with the MIPS32 and MIPS64 instruction sets
- Allows switching between MIPS16e2 and 32-bit MIPS Mode
- Supports 8, 16, 32, and 64-bit data types (64-bit only in conjunction with MIPS64)
- Defines eight general-purpose registers, as well as a number of special-purpose registers
- Defines special instructions to increase code density (Extend, PC-relative instructions)

The MIPS16e2 ASE contains some instructions that are available on MIPS64 host processors only. These instructions must cause a Reserved Instruction exception on 32-bit processors, or on 64-bit processors on which 64-bit operations have not been enabled.

1.6 MIPS16e2 Register Set

The MIPS16e2 register set is listed in Table 1.1 and Table 1.2. This register set is a true subset of the register set available in 32-bit mode; the MIPS16e2 ASE can directly access 8 of the 32 registers available in 32-bit mode.

Table 1.1 lists the general purpose registers, and Table 1.2 lists the MIPS16e2 special-purpose registers, including PC.

The MIPS16e2 ASE also contains two move instructions that provide access to all 32 general-purpose registers.

<table>
<thead>
<tr>
<th>MIPS16e Register Encoding</th>
<th>32-Bit MIPS Register Encoding</th>
<th>Symbolic Name (From ArchDefs.h)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>16</td>
<td>s0</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>1</td>
<td>17</td>
<td>s1</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>2</td>
<td>2</td>
<td>v0</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>3</td>
<td>3</td>
<td>v1</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>4</td>
<td>4</td>
<td>a0</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>5</td>
<td>5</td>
<td>a1</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>6</td>
<td>6</td>
<td>a2</td>
<td>General-purpose register</td>
</tr>
<tr>
<td>7</td>
<td>7</td>
<td>a3</td>
<td>General-purpose register</td>
</tr>
</tbody>
</table>
This section describes the following:

1. The ISA modes available in the architecture, page 7
2. The purpose of the ISA Mode field, page 8

### 1.7.1 Modes Available in the MIPS16e2 Architecture

There are two ISA modes defined in the MIPS16e2 Architecture, as follows:

- MIPS 32-bit mode (32-bit instructions)
Introduction to MIPS16e2

• MIPS16e mode (16-bit instructions)

### 1.7.2 Defining the ISA Mode Field

The *ISA Mode* bit controls the type of code that is executed, as follows:

<table>
<thead>
<tr>
<th>Encoding</th>
<th>Mode</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b0</td>
<td>MIPS 32-bit mode. In this mode, the processor executes 32-bit MIPS instructions.</td>
</tr>
<tr>
<td>0b1</td>
<td>MIPS16e mode. In this mode, the processor executes MIPS16e instructions.</td>
</tr>
</tbody>
</table>

### 1.7.3 Switching Between Modes When an Exception Occurs

When an exception occurs (including a Reset exception), the *ISA Mode* bit is cleared so that exceptions are handled by 32-bit code.

The ISA Mode in which the processor was running at the time that the exception occurred is visible to software as bit 0 of the Coprocessor 0 register in which the restart address is stored (*EPC*, *ErrorEPC*, or *DEPC*). See the description of these instructions in Volume III for a complete description of this process.

After the processor switches to 32-bit mode following a Reset exception, the processor starts execution at the 32-bit mode Reset exception vector.

### 1.8 MIPS16e2 Instruction Summaries

This section describes the various instruction categories and then summarizes the MIPS16e2 instructions included in each category. Extensible instructions are also identified.

There are six instruction categories:

- **Loads and Stores** — These instructions move data between memory and the GPRs.

- **Immediate** — These instructions perform arithmetic, logical, and shift operations on immediate values.

- **Move** — These instructions perform move operations.

- **Special** — This category includes the Break and Extend instructions. Break transfers control to an exception handler, and Extend enlarges the immediate field of the next instruction.

- **Enable and Disable** — This category enables and disables hardware such as interrupt generation, multi-threading, and virtual processors.

Tables 1.4 through 1.8 list the MIPS16e2 instruction set.
### Table 1.4 MIPS16e2 Load and Store Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Always Extendible?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>LB</td>
<td>Load Byte (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LBU</td>
<td>Load Byte Unsigned (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LH</td>
<td>Load Halfword (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LHU</td>
<td>Load Halfword Unsigned (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LW</td>
<td>Load Word (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LWL</td>
<td>Load Word Left</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LWR</td>
<td>Load Word Right</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SB</td>
<td>Store Byte (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SH</td>
<td>Store Halfword (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SW</td>
<td>Store Word (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SWL</td>
<td>Store Word Left</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SWR</td>
<td>Store Word Right</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>SC</td>
<td>Store Conditional</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

### Table 1.5 MIPS16e2 Immediate Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Always Extendible?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>ADDIU</td>
<td>Add Immediate Unsigned (global pointer)</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>ANDI</td>
<td>Logical AND immediate</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>ORI</td>
<td>Logical OR immediate</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>XORI</td>
<td>Logical Exclusive OR immediate</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LL</td>
<td>Load Linked Word Immediate</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>LUI</td>
<td>Load Upper Immediate Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>

### Table 1.6 MIPS16e2 Move Instructions

<table>
<thead>
<tr>
<th>Mnemonic</th>
<th>Instruction</th>
<th>Always Extendible?</th>
<th>Implemented Only on MIPS64 Processors?</th>
</tr>
</thead>
<tbody>
<tr>
<td>MFC0</td>
<td>Move from Coprocessor 0</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MTC0</td>
<td>Move to Coprocessor 0</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MOVN</td>
<td>Move Conditional on Not Equal to Zero Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MOVN</td>
<td>Move Zero Conditional on Not Equal to Zero Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MOVZ</td>
<td>Move Conditional on Equal to Zero Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MOVZ</td>
<td>Move Zero Conditional on Not Equal to Zero Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MOVTN</td>
<td>Move Conditional on T Not Equal to Zero Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MOVTN</td>
<td>Move Zero Conditional on T Not Equal to Zero Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MOVTZ</td>
<td>Move Conditional on T Equal to Zero Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
<tr>
<td>MOVTZ</td>
<td>Move Zero Conditional on T Equal to Zero Extended</td>
<td>Yes</td>
<td>No</td>
</tr>
</tbody>
</table>
This section defines the format\(^1\) for each MIPS16e2 instruction type and includes formats for both normal and extended instructions.

Every MIPS16e2 instruction consists of 16 bits aligned on a halfword boundary. All variable subfields in an instruction format (such as \(rx\), \(ry\), \(rz\), and \(\text{immediate}\)) are shown in lowercase letters.

The two instruction subfields \(op\) and \(\text{funct}\) have constant values for specific instructions. These values are given in their uppercase mnemonic names. For example, \(op\) is LB in the Load Byte instruction; \(op\) is RRR and \(\text{function}\) is ADDU in the Add Unsigned instruction.

Definitions for the fields that appear in the instruction formats are summarized in Table 1.9.

---

1. As used here, the term *format* means the layout of the MIPS16e2 instruction word.
1.10 MIPS16e2 Instruction Stream Organization and Endianness

The instruction halfword is placed within the 32-bit (or 64-bit) memory element according to system endianness.

- On a 32-bit processor in big-endian mode, the first instruction is read from bits 31..16 and the second instruction is read from bits 15..0
- On a 32-bit processor in little-endian mode, the first instruction is read from bits 15..0 and the second instruction is read from bits 31..16

The above rule also applies to all extended instructions, since they consist of two 16-bit halfwords. For a 16-bit-instruction sequence, instructions are placed in memory so that an LH instruction with the PC as an argument fetches the instruction independent of system endianness.

1.11 MIPS16e2 Instruction Fetch Restrictions

When the processor is running in MIPS16e2 mode and fetch address is in uncacheable memory, certain restrictions apply to the width of each instruction fetch. Under these circumstances, the processor never fetches more than an aligned word during each instruction fetch. It is UNPREDICTABLE whether the processor fetches a single aligned word, or two aligned halfwords during each instruction fetch.

1.12 Xlat Usage

Many of the instructions in this document use the Xlat function when defining the destination register. The Xlat function translates the MIPS16e register field index to the correct 32-bit MIPS physical register index. It is used to assure that a value of 0b000 in a MIPS16e register field maps to GPR 16, and a value of 0b001 maps to GPR 17. All other values (0b010 through 0b111) map directly.
Chapter 2

MIPS16e2 Instruction Descriptions

This chapter describes the MIPS16e2 instructions in alphabetical order.
ADDIU Add Immediate Unsigned Word (3-Operand, GP-Relative, Extended)

Format:  
```
ADDIU rx, gp, immediate  
```

Purpose:  Add Immediate Unsigned Word (3-Operand, GP-Relative, Extended)
To add a constant to the global pointer.

Description:  
```
GPR[rx] ← GPR[gp] + immediate  
```

The 16-bit immediate is sign-extended and then added to the contents of GPR 28 to form a 32-bit result. The result is placed in GPR rx.

No integer overflow exception occurs under any circumstances.

Restrictions:
None

Operation:
```
temp ← GPR[28] + sign_extend(immediate)  
GPR[XLat[rx]] ← temp  
```

Exceptions:
None

Programming Notes:

The term "unsigned" in the instruction name is a misnomer; this operation is 32-bit modulo arithmetic that does not trap on overflow. It is appropriate for unsigned arithmetic, such as address arithmetic, or integer arithmetic environments that ignore overflow, such as C language arithmetic.
Format: ANDI rx, immediate

Purpose: AND Immediate Extended
To do a bitwise logical AND with a constant.

Description: GPR[rx] ← GPR[rx] AND zero_extend(immediate)
The 16-bit immediate is zero-extended to the left and combined with the contents of GPR rx in a bitwise logical AND operation. The result is placed back into GPR rx.

Restrictions:
Unpredictable prior to MIPS16e2.

Operation:
GPR[XLat[rx]] ← GPR[XLat[rx]] and zero_extend(immediate)

Exceptions:
None
Format: \texttt{CACHE op, immediate(rx)}

Purpose: Perform Cache Operation Extended
To perform the cache operation specified by the \texttt{op} field.

Description:
The 9-bit \textit{immediate} value is sign-extended and added to the contents of the base register to form an effective address.
The effective address is used in one of the following ways based on the operation to be performed and the type of cache as described in the following table.

\begin{center}
\begin{tabular}{|l|l|l|}
\hline
\textbf{Operation Requires an} & \textbf{Type of Cache} & \textbf{Usage of Effective Address} \\
\hline
Address & Virtual & The effective address is used to address the cache. An address translation may or may not be performed on the effective address (with the possibility that a TLB Refill or TLB Invalid exception might occur) \\
Address & Physical & The effective address is translated by the MMU to a physical address. The physical address is then used to address the cache \\
Index & N/A & The effective address is translated by the MMU to a physical address. It is implementation dependent whether the effective address or the translated physical address is used to index the cache. As such, an unmapped address (such as within kseg0) should always be used for cache operations that require an index. See the Programming Notes section below. \\
\hline
\end{tabular}
\end{center}

Assuming that the total cache size in bytes is \texttt{CS}, the associativity is \texttt{A}, and the number of bytes per tag is \texttt{BPT}, the following calculations give the fields of the address which specify the way and the index:

\begin{align*}
\text{OffsetBit} & \leftarrow \log_2(\text{BPT}) \\
\text{IndexBit} & \leftarrow \log_2(\text{CS} / \text{A}) \\
\text{WayBit} & \leftarrow \text{IndexBit} + \text{Ceiling}(\log_2(\text{A})) \\
\text{Way} & \leftarrow \text{Addr}_{\text{WayBit-1..IndexBit}} \\
\text{Index} & \leftarrow \text{Addr}_{\text{IndexBit-1..OffsetBit}} \\
\end{align*}

For a direct-mapped cache, the Way calculation is ignored and the Index value fully specifies the cache tag. This is shown symbolically in the figure below.

\begin{center}
\begin{tabular}{c}
\text{Unused} \quad \text{Way} \quad \text{Index} \quad \text{Byte Index} \\
\end{tabular}
\end{center}

\textbf{Usage of Address Fields to Select Index and Way}

A TLB Refill and TLB Invalid (both with cause code equal TLBL) exception can occur on any operation. For index
operations (where the address is used to index the cache but need not match the cache tag), software must use unmapped addresses to avoid TLB exceptions. This instruction never causes TLB Modified exceptions nor TLB Refill exceptions with a cause code of TLBS. This instruction never causes Execute-Inhibit nor Read-Inhibit exceptions.

The effective address may be an arbitrarily-aligned by address. The CACHE instruction never causes an Address Error Exception due to an non-aligned address.

As a result, a Cache Error exception may occur because of some operations performed by this instruction. For example, if a Writeback operation detects a cache or bus error during the processing of the operation, that error is reported via a Cache Error exception. Also, a Bus Error Exception may occur if a bus operation invoked by this instruction is terminated in an error. However, cache error exceptions must not be triggered by an Index Load Tag or Index Store tag operation, as these operations are used for initialization and diagnostic purposes.

An Address Error Exception (with cause code equal AdEL) may occur if the effective address references a portion of the kernel address space which would normally result in such an exception. It is implementation dependent whether such an exception does occur.

It is implementation dependent whether a data watch is triggered by a cache instruction whose address matches the Watch register address match conditions.

The CACHE instruction and the memory transactions which are sourced by the CACHE instruction, such as cache refill or cache writeback, obey the ordering and completion rules of the SYNC instruction.

Bits [17:16] of the instruction specify the cache on which to perform the operation, as follows:

<table>
<thead>
<tr>
<th>Code</th>
<th>Name</th>
<th>Cache</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b00</td>
<td>I</td>
<td>Primary Instruction</td>
</tr>
<tr>
<td>0b01</td>
<td>D</td>
<td>Primary Data or Unified Primary</td>
</tr>
<tr>
<td>0b10</td>
<td>T</td>
<td>Tertiary</td>
</tr>
<tr>
<td>0b11</td>
<td>S</td>
<td>Secondary</td>
</tr>
</tbody>
</table>

Bits [20:18] of the instruction specify the operation to perform. To provide software with a consistent base of cache operations, certain encodings must be supported on all processors. The remaining encodings are recommended when implementing multiple level of caches and where the hardware maintains the smaller cache as a proper subset of a larger cache (every address which is resident in the smaller cache is also resident in the larger cache; also known as the inclusion property). It is recommended that the CACHE instructions which operate on the larger, outer-level cache; must first operate on the smaller, inner-level cache. For example, a Hit Writeback Invalidate operation targeting the Secondary cache, must first operate on the primary data cache first. If the CACHE instruction implementation does not follow this policy then any software which flushes the caches must mimic this behavior. That is, the software sequences must first operate on the inner cache then operate on the outer cache. The software must place a SYNC instruction after the CACHE instruction whenever there are possible writebacks from the inner cache to ensure that the writeback data is resident in the outer cache before operating on the outer cache. If neither the CACHE instruction implementation nor the software cache flush sequence follow this policy, then the inclusion property of the caches can be broken, which might be a condition that the cache management hardware cannot properly deal with.

When implementing multiple level of caches without the inclusion property, the use of a SYNC instruction after the CACHE instruction is still needed whenever writeback data has to be resident in the next level of memory hierarchy.

For multiprocessor implementations that maintain coherent caches, some of the Hit type of CACHE instruction operations may optionally affect all coherent caches within the implementation. If the effective address uses a coherent Cache Coherency Attribute (CCA), then the operation is globalized, meaning it is broadcast to all of the coherent caches within the system. If the effective address does not use one of the coherent CCAs, there is no broadcast of the
operation. If multiple levels of caches are to be affected by one CACHE instruction, all of the affected cache levels must be processed in the same manner - either all affected cache levels use the globalized behavior or all affected cache levels use the non-globalized behavior.

### Encoding of Bits [20:18] of the CACHE Instruction

<table>
<thead>
<tr>
<th>Code</th>
<th>Caches</th>
<th>Name</th>
<th>Effective Address Operand Type</th>
<th>Operation</th>
<th>Compliance Implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b000</td>
<td>I</td>
<td>Index Invalidate</td>
<td>Index</td>
<td>Set the state of the cache block at the specified index to invalid.</td>
<td>Required</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>D</td>
<td>D</td>
<td>Index Writeback Invalidate / Index Invalidate</td>
<td>Index</td>
<td>For a write-back cache: If the state of the cache block at the specified index is valid and dirty, write the block back to the memory address specified by the cache tag. After that operation is completed, set the state of the block to invalid. If the block is valid but not dirty, set the state of the block to invalid.</td>
<td>Required</td>
</tr>
<tr>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>S, T</td>
<td>S, T</td>
<td>Index Writeback Invalidate / Index Invalidate</td>
<td>Index</td>
<td>For a write-through cache: Set the state of the cache block at the specified index to invalid. This required encoding may be used by software to invalidate the entire data cache by stepping through all valid indices. The Index Store Tag must be used to initialize the cache at power up.</td>
<td>Required if S, T cache is implemented</td>
</tr>
<tr>
<td>0b001</td>
<td>All</td>
<td>Index Load Tag</td>
<td>Index</td>
<td>Read the tag for the cache block at the specified index into the TagLo and TagHi Coprocessor 0 registers. If the DataLo and DataHi registers are implemented, also read the data corresponding to the byte index into the DataLo and DataHi registers. This operation must not cause a Cache Error Exception. The granularity and alignment of the data read into the DataLo and DataHi registers is implementation-dependent, but is typically the result of an aligned access to the cache, ignoring the appropriate low-order bits of the byte index.</td>
<td>Recommended</td>
</tr>
<tr>
<td>0b010</td>
<td>All</td>
<td>Index Store Tag</td>
<td>Index</td>
<td>Write the tag for the cache block at the specified index from the TagLo and TagHi Coprocessor 0 registers. This operation must not cause a Cache Error Exception. This required encoding may be used by software to initialize the entire instruction or data caches by stepping through all valid indices. Doing so requires that the TagLo and TagHi registers associated with the cache be initialized first.</td>
<td>Required</td>
</tr>
<tr>
<td>0b011</td>
<td>All</td>
<td>Implementation Dependent</td>
<td>Unspecified</td>
<td>Available for implementation-dependent operation.</td>
<td>Optional</td>
</tr>
</tbody>
</table>
### Encoding of Bits [20:18] of the CACHE Instruction (continued)

<table>
<thead>
<tr>
<th>Code</th>
<th>Caches</th>
<th>Name</th>
<th>Effective Address Type</th>
<th>Operation</th>
<th>Compliance Implemented</th>
</tr>
</thead>
<tbody>
<tr>
<td>0b100</td>
<td>I, D</td>
<td>Hit Invalidate</td>
<td>Address</td>
<td>If the cache block contains the specified address, set the state of the cache block to invalid. This required encoding may be used by software to invalidate a range of addresses from the instruction cache by stepping through the address range by the line size of the cache. In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.</td>
<td>Required (Instruction Cache Encoding Only), Recommended otherwise</td>
</tr>
<tr>
<td></td>
<td>S, T</td>
<td>Hit Invalidate</td>
<td>Address</td>
<td>This required encoding may be used by software to invalidate a range of addresses from the instruction cache by stepping through the address range by the line size of the cache. In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.</td>
<td>Optional, if Hit_Invalidate_D is implemented, the S and T variants are recommended.</td>
</tr>
<tr>
<td>0b101</td>
<td>I</td>
<td>Fill</td>
<td>Address</td>
<td>Fill the cache from the specified address.</td>
<td>Recommended</td>
</tr>
<tr>
<td></td>
<td>D</td>
<td>Hit Writeback Invalidate / Hit Invalidate</td>
<td>Address</td>
<td>For a write-back cache: If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After that operation is completed, set the state of the cache block to invalid. If the block is valid but not dirty, set the state of the block to invalid. For a write-through cache: If the cache block contains the specified address, set the state of the cache block to invalid. This required encoding may be used by software to invalidate a range of addresses from the data cache by stepping through the address range by the line size of the cache. In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.</td>
<td>Required</td>
</tr>
<tr>
<td></td>
<td>S, T</td>
<td>Hit Writeback Invalidate / Hit Invalidate</td>
<td>Address</td>
<td>This required encoding may be used by software to invalidate a range of addresses from the data cache by stepping through the address range by the line size of the cache. In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.</td>
<td>Required if S, T cache is implemented</td>
</tr>
<tr>
<td>0b110</td>
<td>D</td>
<td>Hit Writeback</td>
<td>Address</td>
<td>If the cache block contains the specified address and it is valid and dirty, write the contents back to memory. After the operation is completed, leave the state of the line valid, but clear the dirty state. For a write-through cache, this operation may be treated as a nop. In multiprocessor implementations with coherent caches, the operation may optionally be broadcast to all coherent caches within the system.</td>
<td>Recommended</td>
</tr>
<tr>
<td></td>
<td>S, T</td>
<td>Hit Writeback</td>
<td>Address</td>
<td>Optional, if Hit_Writeback_D is implemented, the S and T variants are recommended.</td>
<td></td>
</tr>
</tbody>
</table>
Restrictions:

The operation of this instruction is UNDEFINED for any operation/cache combination that is not implemented.

The operation of this instruction is UNDEFINED if the operation requires an address, and that address is uncacheable.

The operation of the instruction is UNPREDICTABLE if the cache line that contains the CACHE instruction is the target of an invalidate or a writeback invalidate.

If this instruction is used to lock all ways of a cache at a specific cache index, the behavior of that cache to subsequent cache misses to that cache index is UNDEFINED.

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

Any use of this instruction that can cause cacheline writebacks should be followed by a subsequent SYNC instruction to avoid hazards where the writeback data is not yet visible at the next level of the memory hierarchy.
This instruction does not produce an exception for a misaligned memory address, since it has no memory access size.

**Operation:**

\[
\begin{align*}
&\text{vAddr} \leftarrow \text{GPR}[\text{XLat[rx]}] + \text{sign\_extend}(\text{immediate}) \\
&(\text{pAddr, uncached}) \leftarrow \text{AddressTranslation}(\text{vAddr, DataReadReference}) \\
&\text{CacheOp}(\text{op, vAddr, pAddr})
\end{align*}
\]

**Exceptions:**

- TLB Refill Exception
- TLB Invalid Exception
- Coprocessor Unusable Exception
- Address Error Exception
- Cache Error Exception
- Bus Error Exception

**Programming Notes:**

For cache operations that require an index, it is implementation dependent whether the effective address or the translated physical address is used as the cache index. Therefore, the index value should always be converted to an unmapped address (such as an kseg0 address - by ORing the index with 0x80000000 before being used by the cache instruction). For example, the following code sequence performs a data cache Index Store Tag operation using the index passed in GPR a0:

```assembly
li    a1, 0x80000000      /* Base of kseg0 segment */
or   a0, a1                /* Convert index to kseg0 address */
cache DCIndexStTag, 0(a0) /* Perform the index store tag operation */
```
**DI Disable Interrupts Extended**

MIPS16e2 Application-Specific Extension, Revision 01.00

---

**Format:**

- DI
- DI ry

**MIPS16e2**

**Purpose:** Disable Interrupts Extended

To return the previous value of the Status register and disable interrupts. If DI is specified without an argument, GPR r0 is implied, which discards the previous value of the Status register.

**Description:**

\[
\text{GPR}[ry] \leftarrow \text{Status}; \ Status_{IE} \leftarrow 0
\]

The current value of the Status register is loaded into general register ry. The Interrupt Enable (IE) bit in the Status register is then cleared.

**Restrictions:**

Unpredictable prior to MIPS16e2. If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

**Operation — DI:**

The following operation pertains to the DI instruction.

\[
\text{Status}_{IE} \leftarrow 0
\]

**Operation — DI ry:**

The following operation pertains to the DI ry instruction.

\[
\begin{align*}
\text{data} & \leftarrow \text{Status} \\
\text{GPR}[\text{XLat}[ry]] & \leftarrow \text{data} \\
\text{Status}_{IE} & \leftarrow 0
\end{align*}
\]

**Exceptions:**

Coprocessor Unusable

**Programming Notes:**

The effects of this instruction are identical to those accomplished by the sequence of reading Status into a GPR, clearing the IE bit, and writing the result back to Status. Unlike the multiple instruction sequence, however, the DI instruction cannot be aborted in the middle by an interrupt or exception.

This instruction creates an execution hazard between the change to the Status register and the point where the change to the interrupt enable takes effect. This hazard is cleared by the EHB, JALR.HB, JR.HB, or ERET instructions. Software must not assume that a fixed latency will clear the execution hazard.
DMT Disable Multi-Threaded Execution Extended

Format:
- **DMT**
- **DMT ry**

Purpose: Disable Multi-Threaded Execution Extended

To return the previous value of the **VPEControl** register and disable multi-threaded execution. If DMT is specified without an argument, GPR r0 is implied, which discards the previous value of the **VPEControl** register.

Description:

\[ \text{GPR}[\text{r}y] \leftarrow \text{VPEControl}; \text{VPEControl}_{TE} \leftarrow 0 \]

The current value of the **VPEControl** register is loaded into general register \( r_y \). The Threads Enable (TE) bit in the **VPEControl** register is then cleared, suspending concurrent execution of instruction streams other than that which issues the DMT. This is independent of any per-TC halted state.

Restrictions:

If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

In implementations that do not implement the MT Module, this instruction results in a Reserved Instruction Exception. Unpredictable prior to MIPS16e2.

Operation — DMT:

The following operation pertains to the DMT instruction.

\[ \text{VPEControl}_{TE} \leftarrow 0 \]

Operation — DMT ry:

The following operation pertains to the DMT \( r_y \) instruction.

\[ \text{data} \leftarrow \text{VPEControl} \]
\[ \text{GPR[XLat}[r_y]] \leftarrow \text{sign extend}(\text{data}) \]
\[ \text{VPEControl}_{TE} \leftarrow 0 \]

Exceptions:

Coprocessor Unusable
Reserved Instruction (Implementations that do not include the MT Module)

Programming Notes:

The effects of this instruction are identical to those accomplished by the sequence of reading **VPEControl** into a GPR, clearing the TE bit to create a temporary value in a second GPR, and writing that value back to **VPEControl**. Unlike the multiple instruction sequence, however, the DMT instruction does not consume a temporary register, and cannot be aborted by an interrupt or exception.

The effect of a DMT instruction may not be instantaneous. An instruction hazard barrier, e.g., JR.HB, is required to guarantee that all other threads have been suspended. If a DMT instruction is followed in the same instruction stream by an MFC0 or MFTR from the **VPEControl** register, a JALR.HB, JR.HB, EHB, or ERET instruction must be issued between the DMT and the read of **VPEControl** to guarantee that the new state of TE will be accessed by the read.
**Purpose:** Disable Virtual Processor Execution Extended

To return the previous value of the `MVPControl` register and disable multi-VPE execution. If DVPE is specified without an argument, GPR r0 is implied, which discards the previous value of the `MVPControl` register.

**Description:**

\[ \text{GPR}[\text{ry}] \leftarrow \text{MVPControl}; \text{MVPControl}_{\text{EVP}} \leftarrow 0 \]

The current value of the `MVPControl` register is loaded into general register \( \text{ry} \). The Enable Virtual Processors (`EVP`) bit in the `MVPControl` register is then cleared, suspending concurrent execution of instruction streams other than the instruction stream that issues the DVPE.

**Restrictions:**

Unpredictable prior to MIPS16e2. If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled. If the VPE executing the instruction is not a Master VPE, with the `MVP` bit of the `VPEConf0` register set, the `EVP` bit is unchanged by the instruction.

In implementations that do not implement the MT Module, this instruction results in a Reserved Instruction Exception.

**Operation — DVPE:**

The following operation pertains to the `DVPE` instruction.

\[
\text{if} (\text{VPEConf0MVP} = 0) \text{ then}
\begin{align*}
\text{MVPControl}_{\text{EVP}} & \leftarrow 0 \\
\end{align*}
\text{endif}
\]

**Operation — DVPE ry:**

The following operation pertains to the `DVPE ry` instruction.

\[
\text{data} \leftarrow \text{MVPControl} \\
\text{GPR[XLat[ry]]} \leftarrow \text{data} \\
\text{if} (\text{VPEConf0MVP} = 0) \text{ then}
\begin{align*}
\text{MVPControl}_{\text{EVP}} & \leftarrow 0 \\
\end{align*}
\text{endif}
\]

**Exceptions:**

Coprocessor Unusable
Reserved Instruction (Implementations that do not include the MT Module)

**Programming Notes:**

The effects of this instruction are identical to those accomplished by the sequence of reading `MVPControl` into a GPR, clearing the `EVP` bit to create a temporary value in a second GPR, and writing that value back to `MVPControl`. Unlike the multiple instruction sequence, however, the DVPE instruction does not consume a temporary register, and cannot
be aborted by an interrupt or exception, nor by the scheduling of a different instruction stream.

The effect of a DVPE instruction may not be instantaneous. An instruction hazard barrier, e.g., JR.HB, is required to guarantee that all other TCs have been suspended.

If a DVPE instruction is followed in the same instruction stream by an MFC0 or MFTR from the MVPControl register, a JALR.HB, JR.HB, EHB, or ERET instruction must be issued between the DVPE and the read of MVPControl to guarantee that the new state of EVP will be accessed by the read.
**Execution Hazard Barrier Extended**

### Format:

<table>
<thead>
<tr>
<th>EXTEND</th>
<th>00011</th>
<th>0</th>
<th>00000</th>
<th>SHIFT</th>
<th>00110</th>
<th>00</th>
<th>00</th>
<th>sel = 4</th>
<th>SLL 00</th>
</tr>
</thead>
<tbody>
<tr>
<td>11110</td>
<td>5</td>
<td>5</td>
<td>1</td>
<td>5</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>2</td>
<td>2</td>
</tr>
</tbody>
</table>

**MIPS16e2**

### Purpose:

Execution Hazard Barrier Extended

To stop instruction execution until all execution hazards have been cleared.

### Description:

EHB is used to denote execution hazard barrier. The actual instruction is interpreted by the hardware as SLL r0, r0, 3. This instruction alters the instruction issue behavior on a pipelined processor by stopping execution until all execution hazards have been cleared. Other than those that might be created as a consequence of setting $Status_{CU0}$, there are no execution hazards visible to an unprivileged program running in User Mode. All execution hazards created by previous instructions are cleared for instructions executed immediately following the EHB, even if the EHB is executed in the delay slot of a branch or jump. The EHB instruction does not clear instruction hazards—such hazards are cleared by the JALR.HB, JR.HB, and ERET instructions.

### Restrictions:

Unpredictable prior to MIPS16e2.

### Operation:

```c
ClearExecutionHazards();
```

### Exceptions:

None

### Programming Notes:

This instruction resolves all execution hazards.
Enable Interrupts Extended

**Format:**
- EI
- EI ry

**Purpose:** Enable Interrupts Extended

To return the previous value of the Status register and enable interrupts. If EI is specified without an argument, GPR r0 is implied, which discards the previous value of the Status register.

**Description:**

\[
\text{GPR}[\text{ry}] \leftarrow \text{Status}; \text{Status}_{IE} \leftarrow 1
\]

The current value of the Status register is loaded into general register \( \text{ry} \). The Interrupt Enable (IE) bit in the Status register is then set.

**Restrictions:**

Unpredictable prior to MIPS16e2. If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

**Operation — EI:**

The following operation pertains to the EI instruction.

\[
\text{Status}_{IE} \leftarrow 1
\]

**Operation — EI ry:**

The following operation pertains to the EI ry instruction.

\[
\begin{align*}
\text{data} & \leftarrow \text{Status} \\
\text{GPR}[\text{XLat}[\text{ry}]] & \leftarrow \text{data} \\
\text{Status}_{IE} & \leftarrow 1
\end{align*}
\]

**Exceptions:**

Coprocessor Unusable

Reserved Instruction

**Programming Notes:**

The effects of this instruction are identical to those accomplished by the sequence of reading Status into a GPR, setting the IE bit, and writing the result back to Status. Unlike the multiple instruction sequence, however, the EI instruction cannot be aborted in the middle by an interrupt or exception.

This instruction creates an execution hazard between the change to the Status register and the point where the change to the interrupt enable takes effect. This hazard is cleared by the EHB, JALR.HB, JR.HB, or ERET instructions. Software must not assume that a fixed latency will clear the execution hazard.
Enable Multi-Threaded Execution Extended

Format:  
EMT  
EMT $ry$

Purpose:  
Enable Multi-Threaded Execution Extended

To return the previous value of the $VPEControl$ register and to enable multi-threaded execution. If EMT is specified without an argument, GPR $r0$ is implied, which discards the previous value of the $VPEControl$ register.

Description:  
$GPR[ry] \leftarrow VPEControl; \ VPEControl_{TE} \leftarrow 1$

The current value of the $VPEControl$ register is loaded into general register $ry$. The Threads Enable ($TE$) bit in the $VPEControl$ register is then set, allowing multiple instruction streams to execute concurrently.

Restrictions:
Unpredictable prior to MIPS16e2. If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled.

In implementations that do not implement the MT Module, this instruction results in a Reserved Instruction Exception.

Operation — EMT:
The following operation pertains to the $EMT$ instruction.

$$VPEControl_{TE} \leftarrow 1$$

Operation — EMT $ry$:
The following operation pertains to the $EMT \ ry$ instruction.

$$\begin{align*} 
\text{data} & \leftarrow VPEControl \\
\text{GPR[XLat[ry]]} & \leftarrow \text{sign_extend(data)} \\
VPEControl_{TE} & \leftarrow 1 
\end{align*}$$

Exceptions:
Coprocessor Unusable
Reserved Instruction (Implementations that do not include the MT Module)

Programming Notes:
The effects of this instruction are identical to those accomplished by the sequence of reading $VPEControl$ into a GPR, setting the $TE$ bit to create a temporary value in a second GPR, and writing that value back to $VPEControl$. Unlike the multiple instruction sequence, however, the EMT instruction does not consume a temporary register, and cannot be aborted by an interrupt or exception.

If an EMT instruction is followed in the same instruction stream by an MFC0 or MFTR from the $VPEControl$ register, a JALR.HB, JR.HB, EHB, or ERET instruction must be issued between the EMT and the read of $VPEControl$ to guarantee that the new state of $TE$ will be accessed by the read.
**EVPE**

**Enable Virtual Processor Execution Extended**

**Format:**

<table>
<thead>
<tr>
<th></th>
<th>EVPE</th>
<th>EVPE ry</th>
</tr>
</thead>
<tbody>
<tr>
<td>MIPS16e2</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Purpose:** Enable Virtual Processor Execution Extended

To return the previous value of the `MVPControl` register and enable multi-VPE execution. If EVPE is specified without an argument, GPR r0 is implied, which discards the previous value of the `MVPControl` register.

**Description:**

\[
\text{GPR}[ry] \leftarrow \text{MVPControl}; \text{MVPControl}_{EVP} \leftarrow 1
\]

The current value of the `MVPControl` register is loaded into general register `ry`. The Enable Virtual Processors (`EVP`) bit in the `MVPControl` register is then set, enabling concurrent execution of instruction streams on all non-inhibited Virtual Processing Elements (VPEs) on a processor.

**Restrictions:**

Unpredictable prior to MIPS16e2. If access to Coprocessor 0 is not enabled, a Coprocessor Unusable Exception is signaled. If the VPE executing the instruction is not a Master VPE, with the `MVP` bit of the `VPEConf0` register set, the `EVP` bit is unchanged by the instruction.

In implementations that do not implement the MT Module, this instruction results in a Reserved Instruction Exception.

**Operation — EVPE:**

The following operation pertains to the `EVPE` instruction.

\[
\begin{align*}
\text{if}(\text{VPEConf0}_{MVP} = 1) & \text{ then} \\
& \text{MVPControl}_{EVP} \leftarrow 1 \\
\text{endif}
\end{align*}
\]

**Operation — EVPE ry:**

The following operation pertains to the `EVPE ry` instruction.

\[
\begin{align*}
data & \leftarrow \text{MVPControl} \\
\text{GPR}[\text{XLat}[ry]] & \leftarrow data \\
\text{if}(\text{VPEConf0}_{MVP} = 1) & \text{ then} \\
& \text{MVPControl}_{EVP} \leftarrow 1 \\
\text{endif}
\end{align*}
\]

**Exceptions:**

Coprocessor Unusable
Reserved Instruction (Implementations that do not include the MT Module)

**Programming Notes:**

The effects of this instruction are identical to those accomplished by the sequence of reading `MVPControl` into a GPR, setting the `EVP` bit to create a temporary value in a second GPR, and writing that value back to `MVPControl`. Unlike the multiple instruction sequence, however, the EVPE instruction does not consume a temporary register, and cannot
be aborted by an interrupt or exception, nor by the scheduling of a different instruction stream.

If an EVPE instruction is followed in the same instruction stream by an MFC0 or MFTR from the MVPControl register, a JALR.HB, JR.HB, EHB, or ERET instruction must be issued between the EVPE and the read of MVPControl to guarantee that the new state of EVP will be accessed by the read.
**Format:** EXT \( ry \), rx, pos, size

**Purpose:** Extract Bit Field Extended

To extract a bit field from GPR \( rx \) and store it right-justified into GPR \( ry \).

**Description:** \( GPR[ry] \leftarrow \text{ExtractField}(GPR[rx], \text{msbd}, \text{lsb}) \)

The bit field starting at bit \( pos \) and extending for \( size \) bits is extracted from GPR \( rx \) and stored zero-extended and right-justified in GPR \( ry \). The assembly language arguments \( pos \) and \( size \) are converted by the assembler to the instruction fields \( \text{msbd} \) (the most significant bit of the destination field in GPR \( ry \)), in instruction bits 20..16, and \( \text{lsb} \) (least significant bit of the source field in GPR \( rx \)), in instruction bits 26..22, as follows:

\[
\text{msbd} \leftarrow \text{size}-1 \\
\text{lsb} \leftarrow \text{pos}
\]

The values of \( pos \) and \( size \) must satisfy all of the following relations:

\[
0 \leq pos < 32 \\
0 < size \leq 32 \\
0 < pos + size \leq 32
\]

The following figure shows the symbolic operation of the instruction.

**Operation of the EXT Instruction**

Restrictions:

In implementations prior to MIPS16e2, this instruction yields unpredictable results. It would typically be executed as an SLL instruction. The operation is \text{UNPREDICTABLE} if \( \text{lsb+msbd} > 31 \).

**Operation:**

\[
\text{if (lsb + msbd) > 31) then} \\
\text{UNPREDICTABLE} \\
\text{endif} \\
temp \leftarrow 0^{32-(\text{msbd}+1)} \mid \mid GPR[\text{XLat[rx]}]_{\text{msbd}+\text{lsb}..\text{lsb}}
\]
GPR[XLat[ry]] ← temp

Exceptions:
None
**Format:** INS \( r_y, \text{pos}, \text{size} \)

**Purpose:** Insert Bit Field Extended

To merge a right-justified bit field from GPR \( r_x \) into a specified field in GPR \( r_y \).

**Description:** \( \text{GPR}[r_y] \leftarrow \text{InsertField(GPR}[r_y], \text{GPR}[r_x], \text{msb}, \text{lsb}) \)

The right-most \( \text{size} \) bits from GPR \( r_x \) are merged into the value from GPR \( r_y \) starting at bit position \( \text{pos} \). The result is placed back in GPR \( r_y \). The assembly language arguments \( \text{pos} \) and \( \text{size} \) are converted by the assembler to the instruction fields \( \text{msb} \) (the most significant bit of the field), in instruction bits 20..16, and \( \text{lsb} \) (least significant bit of the field), in instruction bits 26..22, as follows:

\[
\begin{align*}
\text{msb} & \leftarrow \text{pos+size}-1 \\
\text{lsb} & \leftarrow \text{pos}
\end{align*}
\]

The values of \( \text{pos} \) and \( \text{size} \) must satisfy all of the following relations:

\[
\begin{align*}
0 \leq \text{pos} & < 32 \\
0 < \text{size} & \leq 32 \\
0 < \text{pos+size} & \leq 32
\end{align*}
\]

The following figure shows the symbolic operation of the instruction.

**Operation of the INS Instruction**

![Operation of the INS Instruction diagram]

**Restrictions:**

In implementations prior to MIPS16e2, this instruction yields unpredictable results. Typically, it would be silently...
executed as an SLL instruction. The operation is **UNPREDICTABLE** if \( lsb > msb \).

**Operation:**

\[
\begin{align*}
\text{if } lsb & > msb \text{ then} \\
& \quad \text{UNPREDICTABLE} \\
\text{endif}
\end{align*}
\]

\[
GPR[XLat[ry]] \leftarrow GPR[XLat[ry]]_{31..msb+1} || GPR[XLat[rx]]_{msb-lsb..0} || GPR[XLat[ry]]_{lsb-1..0}
\]

**Exceptions:**

None
Format: INS ry, $0, pos, size

Purpose: Insert Bit Field 0 Extended
To merge bits with a value of zero into a specified field in GPR ry:

Description: GPR[ry] ← InsertField(GPR[ry], msb, lsb)
Size bits with a value of zero are merged into the value from GPR ry starting at bit position pos. The result is placed back in GPR ry. The assembly language arguments pos and size are converted by the assembler to the instruction fields msb (the most significant bit of the field), in instruction bits 20..16, and lsb (least significant bit of the field), in instruction bits 26..22, as follows:

msb ← pos+size-1
lsb ← pos

The values of pos and size must satisfy all of the following relations:

0 ≤ pos < 32
0 < size ≤ 32
0 < pos+size ≤ 32

The following figure shows the symbolic operation of the instruction.

Restrictions:
In implementations prior to MIPS16e2, this instruction yield unpredictable results. It would typically be performed as an SLL instruction.

The operation is UNPREDICTABLE if lsb > msb.

Operation:

if lsb > msb then
    UNPREDICTABLE
endif
GPR[XLat[ry]] ← GPR[XLat[ry]]_{31..msb+1} || GPR[XLat[ry]]_{msb-1s..0} || GPR[XLat[ry]]_{lsb-1..0}

Exceptions:
None
LB Load Byte (GP-relative) Extended

**MIPS16e2 Application-Specific Extension, Revision 01.00**

<table>
<thead>
<tr>
<th>Format:</th>
<th>LB (rx, \text{immediate(gp)})</th>
</tr>
</thead>
</table>

**Purpose:** Load Byte (GP-relative) Extended

To load a byte from memory as a signed value.

**Description:** \(GPR[rx] \leftarrow \text{memory}[GPR[gp] + \text{immediate}]\)

The 16-bit `immediate` value is sign-extended, then added to the contents of GPR 28 to form the effective address. The contents of the byte at the memory location specified by the effective address are sign-extended and loaded into GPR \(rx\).

**Restrictions:**

Unpredictable prior to MIPS16e2.

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{sign}\_\text{extend}(\text{immediate}) + \text{GPR}[28] \\
(p\text{Addr}, \text{CCA}) & \leftarrow \text{AddressTranslation}(\text{vAddr}, \text{DATA}, \text{LOAD}) \\
p\text{Addr} & \leftarrow p\text{Addr}_{\text{PSIZE}-1..2} || (p\text{Addr}_{1..0} \text{xor ReverseEndian}^2) \\
\text{memword} & \leftarrow \text{LoadMemory}(\text{CCA}, \text{BYTE}, p\text{Addr}, \text{vAddr}, \text{DATA}) \\
\text{byte} & \leftarrow \text{vAddr}_{1..0} \text{xor BigEndianCPU}\^2 \\
\text{GPR}[\text{Xlat}(rx)] & \leftarrow \text{sign}\_\text{extend}(\text{memword}_{7+8\times\text{byte}..8\times\text{byte}})
\end{align*}
\]

**Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error
LBU Load Byte Unsigned (GP-relative) Extended

**Format:** LBU rx, immediate(gp)

**Purpose:** Load Byte Unsigned (GP-relative) Extended
To load a byte from memory as an unsigned value

**Description:**
```
GPR[rx] ← memory[GPR[gp] + immediate]
```
The 16-bit immediate value is sign-extended, then added to the contents of GPR 28 to form the effective address. The contents of the byte at the memory location specified by the effective address are zero-extended and loaded into GPR rx.

**Restrictions:**
Unpredictable prior to MIPS16e2.

**Operation:**
```
vAddr ← sign_extend(immediate) + GPR[28]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr_{PSIZE-1..2} | (pAddr_{1..0} xor ReverseEndian^2)
memword ← LoadMemory (CCA, BTE, pAddr, vAddr, DATA)
byte ← vAddr_{1..0} xor BigEndianCPU^2
GPR[Xlat(rx)] ← zero_extend(memword_{7+8*byte..8*byte})
```

**Exceptions:**
TLB Refill, TLB Invalid, Bus Error, Address Error
**LH Load Halfword (GP-relative) Extended**

**Format:**

```
LH rx, immediate(gp)
```

**Purpose:** Load Halfword (GP-relative) Extended

To load a halfword from memory as a signed value.

**Description:**

```
GPR[rx] ← memory[GPR[gp] + immediate]
```

The 16-bit `immediate` value is sign-extended, then added to the contents of GPR 28 to form the effective address. The contents of the halfword at the memory location specified by the effective address are sign-extended and loaded into GPR `rx`.

**Restrictions:**

Unpredictable prior to MIPS16e2. The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

**Operation:**

```
vAddr ← sign_extend(immediate) + GPR[28]
if vAddr ≠ 0 then
    SignalException(AddressError)
endif
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, LOAD)
pAddr ← pAddr|PSIZE–1..2 || (pAddr1..0 xor (ReverseEndian || 0))
memword ← LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)
byte ← vAddr1..0 xor (BigEndianCPU || 0)
GPR[Xlat(rx)] ← sign_extend(memwordi5...byte..8*byte)
```

**Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error
LHU Load Halfword Unsigned Extended

**Format:**
LHU rx, immediate(gp)

**MIPS16e2**

**Purpose:** Load Halfword Unsigned Extended
To load a halfword from memory as an unsigned value.

**Description:**
GPR[rx] ← memory[GPR[gp] + immediate]
The 16-bit immediate value is sign-extended, then added to the contents of GPR 28 to form the effective address. The contents of the halfword at the memory location specified by the effective address are zero-extended and loaded into GPR rx.

**Restrictions:**
Unpredictable prior to MIPS16e2. The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{signExtend(immediate)} + \text{GPR[28]} \\
& \text{if vAddr}_0 \neq 0 \text{ then} \\
& \quad \text{SignalException(AddressError)} \\
& \text{endif} \\
& (pAddr, CCA) \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\
& pAddr \leftarrow pAddr_{PSIZE-1..2} \parallel (pAddr_{1..0} \text{ xor } (\text{ReverseEndian} \ || \ 0)) \\
& \text{memword} \leftarrow \text{LoadMemory (CCA, HALFWORD, pAddr, vAddr, DATA)} \\
& \text{byte} \leftarrow \text{vAddr}_{1..0} \text{ xor } (\text{BigEndianCPU} \ || \ 0) \\
& \text{GPR[Xlat(rx)]} \leftarrow \text{zeroExtend(memword}_{15+8*\text{byte}..8*\text{byte}}
\end{align*}
\]

**Exceptions:**
TLB Refill, TLB Invalid, Bus Error, Address Error
Load Linked Word Immediate

**Purpose:** Load Linked Word Immediate

To load a word from memory for an atomic read-modify-write.

**Description:**

\[ \text{GPR}[rx] \leftarrow \text{memory}[\text{GPR}[rb] + \text{immediate}] \]

The LL and SC instructions provide the primitives to implement atomic read-modify-write (RMW) operations for synchronizable memory locations.

The contents of the 32-bit word at the memory location specified by the aligned effective address are fetched and written into GPR \( rx \). The 9-bit signed \( \text{immediate} \) value is added to the contents of GPR \( rb \) to form an effective address.

This begins a RMW sequence on the current processor. There can be only one active RMW sequence per processor. When an LL is executed it starts an active RMW sequence replacing any other sequence that was active. The RMW sequence is completed by a subsequent SC instruction that either completes the RMW sequence atomically and succeeds, or does not and fails.

Executing LL on one processor does not cause an action that, by itself, causes an SC for the same block to fail on another processor.

An execution of LL does not have to be followed by execution of SC; a program is free to abandon the RMW sequence without attempting a write.

**Restrictions:**

Unpredictable prior to MIPS16e2. The addressed location must be synchronizable by all processors and I/O devices sharing the location; if it is not, the result is **UNPREDICTABLE**. Which storage is synchronizable is a function of both CPU and system implementations. See the documentation of the SC instruction for the formal definition.

The effective address must be naturally-aligned. If either of the 2 least-significant bits of the effective address is non-zero, an Address Error exception occurs.

**Operation:**

\[
\begin{align*}
v\text{Addr} & \leftarrow \text{sign\_extend}(\text{immediate}) + \text{GPR}[\text{XLat}[rb]] \\
\text{if } v\text{Addr}_{1..0} \neq 0^2 \text{ then} & \quad \text{SignalException(AddressError)} \\
\text{endif} & \\
(p\text{Addr}, \text{CCA}) & \leftarrow \text{AddressTranslation}(v\text{Addr}, \text{DATA}, \text{LOAD}) \\
\text{memword} & \leftarrow \text{LoadMemory}(\text{CCA}, \text{WORD}, p\text{Addr}, v\text{Addr}, \text{DATA}) \\
\text{GPR}[\text{XLat}[rx]] & \leftarrow \text{memword} \\
\text{LLbit} & \leftarrow 1
\end{align*}
\]

**Exceptions:**

TLB Refill, TLB Invalid, Address Error, Watch

**Programming Notes:**

MIPS16e2 implements a 9-bit immediate value as the offset.
LUI Load Upper Immediate Extended

**Purpose:** Load Upper Immediate Extended
To load a constant into the upper half of a word.

**Description:**
\[
\text{GPR}[\text{rx}] \leftarrow \text{immediate} \|| 0^{16}
\]
The 16-bit *immediate* is shifted left 16 bits and concatenated with 16 bits of low-order zeros. The 32-bit result is placed into GPR *rx*.

**Restrictions:**
Unpredictable prior to MIPS16e2.

**Operation:**
\[
\text{GPR}[\text{XLat}[\text{rx}]] \leftarrow \text{immediate} \|| 0^{16}
\]

**Exceptions:**
None

---

### Format:

LUI *rx*, immediate

<table>
<thead>
<tr>
<th>Extend</th>
<th>Imm[10:5]</th>
<th>Imm[15:11]</th>
<th>LI</th>
<th>rx</th>
<th>sel = 1</th>
<th>Imm[4:0]</th>
</tr>
</thead>
<tbody>
<tr>
<td>11110</td>
<td>5</td>
<td>5</td>
<td>0</td>
<td>5</td>
<td>3</td>
<td>3</td>
</tr>
</tbody>
</table>

MIPS16e2
Load Word (GP-Relative, Extended)

**Format:**  \( \text{LW } r_x, \text{ immediate}(\text{gp}) \)  

**MIPS16e2**

**Purpose:** Load Word (GP-Relative, Extended)

To load a GP-relative word from memory as a signed value.

**Description:**  \( \text{GPR}[r_x] \leftarrow \text{memory}[\text{GPR}[\text{gp}] + \text{immediate}] \)

The 16-bit `immediate` value is sign-extended, then added to the contents of GPR 28 to form the effective address. The contents of the word at the memory location specified by the effective address are loaded into GPR \( r_x \).

**Restrictions:**

Unpredictable prior to MIPS16e2. The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{sign\_extend(} \text{immediate} \text{)} + \text{GPR}[28] \\
\text{if } \text{vAddr}_{11 \ldots 0} \neq 0^2 \text{ then} \\
& \quad \text{SignalException(AddressError)} \\
\text{endif} \\
\text{(pAddr, CCA)} & \leftarrow \text{AddressTranslation (} \text{vAddr, DATA, LOAD}) \\
\text{memword} & \leftarrow \text{LoadMemory (CCA, WORD, pAddr, vAddr, DATA)} \\
\text{GPR[Xlat}(r_x)\text{]} & \leftarrow \text{memword}
\end{align*}
\]

**Exceptions:**

TLB Refill, TLB Invalid, Bus Error, Address Error
**LWL**

**Load Word Left Extended**

```

<table>
<thead>
<tr>
<th>31</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>6</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXTEND</td>
<td>11110</td>
<td>Imm[8:5]</td>
<td>00</td>
<td>rb</td>
<td>LWSP 10010</td>
<td>rx</td>
<td>scl = 7</td>
<td>Imm[4:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>
```

**Format:** LWL $rx$, immediate($rb$)

**Purpose:** Load Word Left Extended

To load the most-significant part of a word as a signed value from an unaligned memory address

**Description:** GPR[$rx$] ← GPR[$rx$] MERGE memory[GPR[$rb$] + immediate]

The 9-bit signed immediate value is added to the contents of GPR $rb$ to form an effective address (EffAddr). EffAddr is the address of the most-significant of 4 consecutive bytes forming a word ($W$) in memory starting at an arbitrary byte boundary.

The most-significant 1 to 4 bytes of $W$ is in the aligned word containing the EffAddr. This part of $W$ is loaded into the most-significant (left) part of the word in GPR $rx$. The remaining least-significant part of the word in GPR $rx$ is unchanged.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of $W$, 2 bytes, is in the aligned word containing the most-significant byte at 2. First, LWL loads these 2 bytes into the left part of the destination register word and leaves the right part of the destination word unchanged. Next, the complementary LWR loads the remainder of the unaligned word.

**Unaligned Word Load Using LWL and LWR**

| Word at byte 2 in big-endian memory; each memory byte contains its own address |
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| most | & | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 |

Memory initial contents

```

a b c d e f g h
```

GPR 24 initial contents

```

After executing LWL $24,2 (0)

Then after LWR $24,5 (0)

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address (vAddr$_{1,0}$), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.
Bytes Loaded by LWL Instruction

<table>
<thead>
<tr>
<th>Memory contents and byte offsets</th>
<th>Initial contents of Dest Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 2 3 ← big-endian</td>
<td>e f g h</td>
</tr>
<tr>
<td>i j k l</td>
<td></td>
</tr>
<tr>
<td>3 2 1 0 ← little-endian</td>
<td></td>
</tr>
<tr>
<td>most</td>
<td>least</td>
</tr>
<tr>
<td>— significance —</td>
<td>— significance —</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Destination register contents after instruction (shaded is unchanged)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Big-endian</td>
</tr>
<tr>
<td>i j k l</td>
</tr>
<tr>
<td>j k l</td>
</tr>
<tr>
<td>k l g h</td>
</tr>
<tr>
<td>l f g h</td>
</tr>
</tbody>
</table>

Restrictions:
Unpredictable prior to MIPS16e2.

Operation:

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{sign extend(immediate)} + \text{GPR[XLat[rb]]} \\
(p\text{Addr}, CCA) & \leftarrow \text{AddressTranslation (vAddr, DATA, LOAD)} \\
p\text{Addr} & \leftarrow \text{pAddr}_{\text{PSIZE-1..0}} \mid \text{(pAddr}_{1..0} \text{ xor ReverseEndian})^2 \\
\text{if BigEndianMem = 0 then} \\
\text{pAddr} & \leftarrow \text{pAddr}_{\text{PSIZE-1..0}} \mid 0^2 \\
\text{endif} \\
\text{byte} & \leftarrow \text{vAddr}_{1..0} \text{ xor BigEndianCPU}^2 \\
\text{memword} & \leftarrow \text{LoadMemory (CCA, byte, pAddr, vAddr, DATA)} \\
\text{temp} & \leftarrow \text{memword}_{7+8*\text{byte}.0} \mid \text{GPR[XLat[rx]]}_{23-8*\text{byte}.0} \\
\text{GPR[XLat[rx]]} & \leftarrow \text{temp}
\end{align*}
\]

Exceptions:
None

TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

Programming Notes:
The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.
**LWR**

<table>
<thead>
<tr>
<th>31</th>
<th>27</th>
<th>26</th>
<th>25</th>
<th>24</th>
<th>21</th>
<th>20</th>
<th>19</th>
<th>18</th>
<th>16</th>
<th>15</th>
<th>11</th>
<th>10</th>
<th>8</th>
<th>7</th>
<th>5</th>
<th>4</th>
<th>0</th>
</tr>
</thead>
<tbody>
<tr>
<td>EXTEND</td>
<td>00</td>
<td>Imm[8:5]</td>
<td>10</td>
<td>rb</td>
<td>LWSP</td>
<td>10010</td>
<td>rx</td>
<td>cler = 7</td>
<td>Imm[4:0]</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

**Format:** LWR rx, immediate(rb)

**Purpose:** Load Word Right Extended

To load the least-significant part of a word from an unaligned memory address as a signed value

**Description:** GPR[rx] ← GPR[rx] MERGE memory[GPR[rb] + immediate]

The 9-bit signed immediate value is added to the contents of GPR rb to form an effective address (EffAddr). EffAddr is the address of the least-significant of 4 consecutive bytes forming a word (W) in memory starting at an arbitrary byte boundary. A part of W (the least-significant 1 to 4 bytes) is in the aligned word containing EffAddr. This part of W is loaded into the least-significant (right) part of the word in GPR rx. The remaining most-significant part of the word in GPR rx is unchanged.

Executing both LWR and LWL, in either order, delivers a sign-extended word value in the destination register.

The figure below illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of W, 2 bytes, is in the aligned word containing the least-significant byte at 5.

1. LWR loads these 2 bytes into the right part of the destination register.
2. The complementary LWL loads the remainder of the unaligned word.

**Unaligned Word Load Using LWL and LWR**

<table>
<thead>
<tr>
<th>Word at byte 2 in big-endian memory: each memory byte contains its own address</th>
<th>Memory initial contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>a</td>
<td>b</td>
</tr>
<tr>
<td>GPR 24 initial contents</td>
<td></td>
</tr>
<tr>
<td>no sign or sign bit (31) extend</td>
<td></td>
</tr>
<tr>
<td>After executing LWR $24, 5 ($0)</td>
<td></td>
</tr>
<tr>
<td>sign bit (31) extend</td>
<td></td>
</tr>
<tr>
<td>Then after LWL $24, 2 ($0)</td>
<td></td>
</tr>
</tbody>
</table>

The bytes loaded from memory to the destination register depend on both the offset of the effective address within an aligned word, that is, the low 2 bits of the address (vAddr[1:0]), and the current byte-ordering mode of the processor (big- or little-endian). The figure below shows the bytes loaded for every combination of offset and byte ordering.
Bytes Loaded by LWR Instruction

<table>
<thead>
<tr>
<th>Memory contents and byte offsets</th>
<th>Initial contents of Dest Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 2 3 ← big-endian</td>
<td>e f g h</td>
</tr>
<tr>
<td>3 2 1 0 ← little-endian</td>
<td>most</td>
</tr>
</tbody>
</table>

Destination register contents after instruction (shaded is unchanged)

<table>
<thead>
<tr>
<th>Big-endian</th>
<th>vAddr1,0</th>
<th>Little-endian</th>
</tr>
</thead>
<tbody>
<tr>
<td>e f g l</td>
<td>0</td>
<td>i j k l</td>
</tr>
<tr>
<td>e f l j</td>
<td>1</td>
<td>e i j k</td>
</tr>
<tr>
<td>e i j k</td>
<td>2</td>
<td>e f i j</td>
</tr>
<tr>
<td>i j k l</td>
<td>3</td>
<td>e f g l</td>
</tr>
</tbody>
</table>

Restrictions:
Unpredictable prior to MIPS16e2.

Operation:

\[
v\text{Addr} \leftarrow \text{sign}_{\text{extend}}(\text{immediate}) + GPR[\text{XLat}\{rb\}]
\]
\[
(p\text{Addr}, CCA) \leftarrow \text{AddressTranslation} (v\text{Addr}, \text{DATA}, \text{LOAD})
\]
\[
p\text{Addr} \leftarrow p\text{Addr}_{\text{PSIZE}-1..2} \mid \mid (p\text{Addr}_{1..0} \text{xor ReversEndian}^2)
\]
\[
\text{if BigEndianMem} = 0 \text{ then}
\]
\[
p\text{Addr} \leftarrow p\text{Addr}_{\text{PSIZE}-1..2} \mid \mid 0^2
\]
\[
\text{endif}
\]
\[
\text{byte} \leftarrow v\text{Addr}_{1..0} \text{xor BigEndianCPU}^2
\]
\[
\text{memword} \leftarrow \text{LoadMemory} (CCA, \text{byte}, p\text{Addr}, v\text{Addr}, \text{DATA})
\]
\[
\text{temp} \leftarrow \text{memword}_{31..32-8*\text{byte}} \mid \mid GPR[\text{XLat}\{rx\}]_{31-8*\text{byte}.0}
\]
\[
GPR[\text{XLat}\{rx\}] \leftarrow \text{temp}
\]

Exceptions:
TLB Refill, TLB Invalid, Bus Error, Address Error, Watch

Programming Notes:
The architecture provides no direct support for treating unaligned words as unsigned values, that is, zeroing bits 63..32 of the destination register when bit 31 is loaded.

Historical Information:
In the MIPS I architecture, the LWL and LWR instructions were exceptions to the load-delay scheduling restriction. A LWL or LWR instruction which was immediately followed by another LWL or LWR instruction, and used the same destination register would correctly merge the 1 to 4 loaded bytes with the data loaded by the previous instruction. All such restrictions were removed from the architecture in MIPS II.
**Move from Coprocessor 0 Extended**

**Purpose:** Move from Coprocessor 0 Extended

To move the contents of a coprocessor 0 register to a general register.

**Description:** \( \text{GPR}[\text{ry}] \leftarrow \text{CPR}[0, \text{r32}, \text{sel}] \)

The contents of the coprocessor 0 register specified by the combination of \( r32 \) and \( \text{sel} \) are loaded into general register \( \text{ry} \). Not all coprocessor 0 registers support the \( \text{sel} \) field. In those instances, the \( \text{sel} \) field must be zero.

**Restrictions:**

The results are **UNDEFINED** if coprocessor 0 does not contain a register as specified by \( r32 \) and \( \text{sel} \).

**Operation:**

```plaintext
reg = r32
if IsCoprocessorRegisterImplemented(0, reg, sel) then
    data \leftarrow \text{CPR}[0, \text{reg}, \text{sel}]
    \text{GPR}[XLat[\text{ry}]] \leftarrow data
else
    if ArchitectureRevision() \geq 6 then
        \text{GPR}[XLat[\text{ry}]] \leftarrow 0
    else
        UNDEFINED
    endif
endif
```

**Exceptions:**

Coprocessor Unusable, Reserved Instruction
MTC0 IMove to Coprocessor 0 Extended

MIPS16e2 Application-Specific Extension, Revision 01.00

Format: MTC0 ry, r32, sel

Purpose: Move to Coprocessor 0 Extended

To move the contents of a general register to a coprocessor 0 register.

Description: CPR[0, r32, sel] ← GPR[ry]

The contents of general register ry are loaded into the coprocessor 0 register specified by the combination of r32 and sel. Not all coprocessor 0 registers support the sel field. In those instances, the sel field must be set to zero.

Restrictions:

Unpredictable prior to MIPS16e2. The results are UNDEFINED if coprocessor 0 does not contain a register as specified by r32 and sel.

Operation:

\[
\begin{align*}
\text{data} & \leftarrow \text{GPR[XLat}[\text{ry}]) \\
\text{reg} & \leftarrow \text{r32} \\
\text{if IsCoprocessorRegisterImplemented (0, reg, sel) then} \\
& \text{CPR}[0,\text{reg,sel}] \leftarrow \text{data} \\
& \text{if (Config5MVH = 1) then} \\
& \quad \text{// The most-significant bit may vary by register. Only supported} \\
& \quad \text{// bits should be written 0. Extended LLAddr is not written with 0s,} \\
& \quad \text{// as it is a read-only register. BadVAddr is not written with 0s, as} \\
& \quad \text{// it is read-only} \\
& \quad \text{if (Config3LPA = 1) then} \\
& \quad \quad \text{if (reg,sel = EntryLo0 or EntryLo1) then CPR}[0,\text{reg,sel}]_{63:32} = 0^{32} \\
& \quad \quad \text{if (reg,sel = MAAR) then CPR}[0,\text{reg,sel}]_{63:32} = 0^{32} \text{ endif} \\
& \quad \quad \text{// TagLo is zeroed only if the implementation-dependent bits} \\
& \quad \quad \text{// are writeable} \\
& \quad \quad \text{if (reg,sel = TagLo) then CPR}[0,\text{reg,sel}]_{63:32} = 0^{32} \text{ endif} \\
& \quad \quad \text{if (Config3VZ = 1) then} \\
& \quad \quad \quad \text{if (reg,sel = EntryHi) then CPR}[0,\text{reg,sel}]_{63:32} = 0^{32} \text{ endif} \\
& \quad \quad \quad \text{endif} \\
& \quad \quad \text{endif} \\
& \quad \text{endif} \\
& \text{endif} \\
\end{align*}
\]

Exceptions:

Coprocessor Unusable
Reserved Instruction
MOVZ  
Move Conditional on Equal to Zero Extended

**Format:**  \( \text{MOVZ}\ rx,\ rb,\ ry \)  
MIPS16e2

**Purpose:** Move Conditional on Equal to Zero Extended  
To conditionally move a GPR after testing a GPR value.

**Description:** if \( GPR[ry] = 0 \) then \( GPR[rx] \leftarrow GPR[rb] \)
If the value in GPR \( ry \) is equal to zero, then the contents of GPR \( rb \) are placed into GPR \( rx \).

**Restrictions:**  
In implementations prior to MIPS16e2, this instruction yielded unpredictable results. It would typically be executed as an SRL instruction.

**Operation:**
\[
\begin{align*}
\text{if } & GPR[XLat[ry]] = 0 \text{ then} \\
& GPR[XLat[rx]] \leftarrow GPR[XLat[rb]] \\
\text{endif}
\end{align*}
\]

**Exceptions:**  
None

**Programming Notes:**  
The zero value tested might be the condition false result from the SLT, SLTI, SLTU, and SLTIU comparison instructions or a boolean value read from memory.
**MOVZ**  
Move Zero Conditional on Equal to Zero Extended

**Format:**  
`MOVZ rx, $0, ry`

**Purpose:**  
Move Zero Conditional on Equal to Zero Extended  
To conditionally zero a GPR after testing a GPR value.

**Description:**  
If GPR[ry] = 0 then GPR[rx] ← 0

If the value in GPR ry is equal to zero, then GPR rx is written with the value of 0.

**Restrictions:**  
In implementations prior to MIPS16e2, this instruction yielded unpredictable results. It would typically be executed as an SRL instruction.

**Operation:**

```
if GPR[XLat[ry]] = 0 then
  GPR[XLat[rx]] ← 0
endif
```

**Exceptions:**

None

**Programming Notes:**

The zero value tested might be the *condition false* result from the SLT, SLTI, SLTU, and SLTIU comparison instructions or a boolean value read from memory.
**MOVN**  
Move Conditional on Not Equal to Zero Extended

**Format:**  
`MOVN rx, rb, ry`  
MIPS16e2

**Purpose:**  
Move Conditional on Not Equal to Zero Extended  
To conditionally move a GPR after testing a GPR value.

**Description:**  
If `GPR[ry] ≠ 0` then `GPR[rx] ← GPR[rb]`  
If the value in GPR `ry` is not equal to zero, then the contents of GPR `rb` are placed into GPR `rx`.

**Restrictions:**  
In implementations prior to MIPS16e2, this instruction yielded unpredictable results. It would typically be executed as an SRL instruction.

**Operation:**  
```
if GPR[XLat[ry]] ≠ 0 then
    GPR[XLat[rx]] ← GPR[XLat[rb]]
endif
```

**Exceptions:**  
None

**Programming Notes:**  
The non-zero value tested might be the condition true result from the SLT, SLTI, SLTU, and SLTIU comparison instructions or a boolean value read from memory.
MOVN  Move Zero Conditional on Not Equal to Zero Extended

<table>
<thead>
<tr>
<th>EXTEND</th>
<th>11110</th>
<th>00000</th>
<th>00</th>
<th>000</th>
<th>SHIFT</th>
<th>rx</th>
<th>ry</th>
<th>sel = 2</th>
<th>SRL 10</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>5</td>
<td>5</td>
<td>1</td>
<td>2</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>3</td>
<td>2</td>
</tr>
</tbody>
</table>

**Format:** \( \text{MOVN } rx, \$0, ry \)  

**Purpose:** Move Zero Conditional on Not Equal to Zero Extended  
To conditionally zero a GPR after testing a GPR value.

**Description:** if \( \text{GPR}[\text{ry}] \neq 0 \) then \( \text{GPR}[\text{rx}] \leftarrow 0 \)  
If the value in \( \text{GPR} \) \( \text{ry} \) is not equal to zero, \( \text{GPR} \) \( \text{rx} \) is written with the value of 0.

**Restrictions:**  
In implementations prior to MIPS16e2, this instruction yielded unpredictable results. It would typically be executed as an SRL instruction.

**Operation:**  
if \( \text{GPR}[\text{XLat}[\text{ry}]] \neq 0 \) then  
\( \text{GPR}[\text{XLat}[\text{rx}]] \leftarrow 0 \)  
endif

**Exceptions:**  
None

**Programming Notes:**  
The non-zero value tested might be the \textit{condition true} result from the SLT, SLTI, SLTU, and SLTIU comparison instructions or a boolean value read from memory.
**MOVTN**

**Move Conditional on T Not Equal to Zero Extended**

**Format:**

```
MOVTN rx, rb
```

**MIPS16e2**

**Purpose:** Move Conditional on T Not Equal to Zero Extended

Test special register T and then conditionally move a GPR.

**Description:** If T != 0, then GPR[rx] \( \leftarrow \) GPR[rb]

If the value in GPR[24] is not equal to 0, the contents of GPR \( rb \) are placed into GPR \( rx \).

**Restrictions:**

In implementations prior to MIPS16e2, this instruction yielded unpredictable results. It would typically be executed as an SRL instruction.

**Operation:**

```c
if GPR[24] != 0, then
    GPR[XLat[rx]] \( \leftarrow \) GPR[XLat[rb]]
endif
```

**Exceptions:**

None

**Programming Notes:**

The non-zero value tested might be the *condition true* result from the CMP or CMPI comparison instructions or a boolean value read from memory.
MOVTN  Move Zero Conditional on T Not Equal to Zero Extended

Format:  MOVTN rx, $0

Purpose:  Move Zero Conditional on T Not Equal to Zero Extended
Test special register T and then conditionally move a GPR after testing a GPR value.

Description:  If T != 0, then GPR[rx] ← 0
If the value in GPR[24] is not equal to 0, GPR rx is written with the value 0.

Restrictions:
In implementations prior to MIPS16e2, this instruction yielded unpredictable results. It would typically be executed as an SRL instruction.

Operation:
if GPR[24] != 0, then
    GPR[XLat[rx]] ← 0
endif

Exceptions:
None

Programming Notes:
The non-zero value tested might be the condition true result from the CMP or CMPI comparison instructions or a boolean value read from memory.
MOVTZ Move Conditional on T Equal to Zero Extended

MIPS16e2 Application-Specific Extension, Revision 01.00

**Format:** MOVTZ rx, rb

**Purpose:** Move Conditional on T Equal to Zero Extended
To test special register T and then conditionally move a GPR.

**Description:** If T = 0, then GPR[rx] ← GPR[rb]
If the value in GPR[24] is equal to 0, the contents of GPR rb are placed into GPR rx.

**Restrictions:**
In implementations prior to MIPS16e2, this instruction yielded unpredictable results. It would typically be executed as an SRL instruction.

**Operation:**
if GPR[24] = 0 then
    GPR[XLat[rx]] ← GPR[XLat[rb]]
endif

**Exceptions:**
None

**Programming Notes:**
The zero value tested might be the condition false result from the CMP or CMPI comparison instructions or a boolean value read from memory.


**Format:**  \texttt{MOVZ \textit{rx}, $0}\hspace{1cm} \text{MIPS16e2} \\

**Purpose:** Move Zero Conditional on T Equal to Zero Extended \\
To test special register T and then conditionally move a GPR after testing a GPR value.

**Description:** If T = 0, then GPR[\textit{rx}] \leftarrow 0 \\
If the value in GPR[24] is equal to 0, GPR \textit{rx} is written with the value 0.

**Restrictions:** 
Unpredictable prior to MIPS16e2.

**Operation:** 
\begin{verbatim}
if GPR[24] = 0 then
    GPR[XLat[rx]] \leftarrow 0
endif
\end{verbatim}

**Exceptions:** 
In implementations prior to MIPS16e2, this instruction yielded unpredictable results. It would typically be executed as an SRL instruction.

**Programming Notes:** 
The zero value tested might be the \textit{condition false} result from the CMP or CMPI comparison instructions or a boolean value read from memory.
PAUSE

Wait for the LLBit to Clear Extended

Format: PAUSE

Purpose: Wait for the LLBit to Clear Extended

Description:
Locks implemented using the LL/SC instructions are a common method of synchronization between threads of control. A lock implementation does a load-linked instruction and checks the value returned to determine whether the software lock is set. If it is, the code branches back to retry the load-linked instruction, implementing an active busy-wait sequence. The PAUSE instruction is intended to be placed into the busy-wait sequence to block the instruction stream until such time as the load-linked instruction has a chance to succeed in obtaining the software lock.

The PAUSE instruction is implementation-dependent, but it usually involves descheduling the instruction stream until the LLBit is zero.

• In a single-threaded processor, this may be implemented as a short-term WAIT operation which resumes at the next instruction when the LLBit is zero or on some other external event such as an interrupt.

• On a multi-threaded processor, this may be implemented as a short term YIELD operation which resumes at the next instruction when the LLBit is zero.

In either case, it is assumed that the instruction stream which gives up the software lock does so via a write to the lock variable, which causes the processor to clear the LLBit as seen by this thread of execution.

Restrictions:
Unpredictable prior to MIPS16e2. The operation of the processor is UNPREDICTABLE if a PAUSE instruction is executed placed in the delay slot of a branch or jump instruction.

Operations:

if LLBit ≠ 0 then
    EPC ← PC + 4 /* Resume at the following instruction */
    DescheduleInstructionStream()
endif

Exceptions:
None

Programming Notes:
The PAUSE instruction is intended to be inserted into the instruction stream after an LL instruction has set the LLBit and found the software lock set. The program may wait forever if a PAUSE instruction is executed and there is no possibility that the LLBit will ever be cleared.

An example use of the PAUSE instruction is included in the following example:

acquire_lock:
    ll    v0, 0(a0)  /* Read software lock, set hardware lock */
    bnez  v0, acquire_lock_retry: /* Branch if software lock is taken */
    addiu v0, v0, 1  /* Set the software lock */
    sc    v0, 0(a0)  /* Try to store the software lock */
bnez v0, 10f  /* Branch if lock acquired successfully */

acquire_lock_retry:
  pause  /* Wait for LLBIT to clear before retry */
  b      acquire_lock  /* and retry the operation */
10:

Critical region code

release_lock:
  sync
  li     t1, 0  /* Release software lock, clearing LLBIT */
  sw     t1, 0(a0)  /* for any PAUSEd waiters */
Prefetch Extended
To move data between memory and cache.

Description:
prefetch_memory(GPR[rx] + immediate)

PREF adds the signed immediate to the contents of GPR rx to form an effective byte address. The hint field supplies information about the way that the data is expected to be used.

PREF enables the processor to take some action, typically causing data to be moved to or from the cache, to improve program performance. The action taken for a specific PREF instruction is both system and context dependent. Any action, including doing nothing, is permitted as long as it does not change architecturally visible state or alter the meaning of a program. Implementations are expected either to do nothing, or to take an action that increases the performance of the program. The PrepareForStore function is unique in that it may modify the architecturally visible state.

PREF does not cause addressing-related exceptions, including TLB exceptions. If the address specified would cause an addressing exception, the exception condition is ignored and no data movement occurs. However even if no data is moved, some action that is not architecturally visible, such as write-back of a dirty cache line, can take place.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction.

PREF neither generates a memory operation nor modifies the state of a cache line for a location with an uncached memory access type, whether this type is specified by the address segment (e.g., kseg1), the programmed cacheability and coherency attribute of a segment (e.g., the use of the K0, KU, or K23 fields in the Config register), or the per-page cacheability and coherency attribute provided by the TLB.

If PREF results in a memory operation, the memory access type and cacheability&coherency attribute used for the operation are determined by the memory access type and cacheability&coherency attribute of the effective address, just as it would be if the memory operation had been caused by a load or store to the effective address.

For a cached location, the expected and useful action for the processor is to prefetch a block of data that includes the effective address. The size of the block and the level of the memory hierarchy it is fetched into are implementation specific.

In coherent multiprocessor implementations, if the effective address uses a coherent Cacheability and Coherency Attribute (CCA), then the instruction causes a coherent memory transaction to occur. This means a prefetch issued on one processor can cause data to be evicted from the cache in another processor.

The PREF instruction and the memory transactions which are sourced by the PREF instruction, such as cache refill or cache writeback, obey the ordering and completion rules of the SYNC instruction.

### Values of hint Field for PREF Instruction

<table>
<thead>
<tr>
<th>Value</th>
<th>Name</th>
<th>Data Use and Desired Prefetch Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>load</td>
<td>Use: Prefetched data is expected to be read (not modified). Action: Fetch data as if for a load.</td>
</tr>
<tr>
<td>1</td>
<td>store</td>
<td>Use: Prefetched data is expected to be stored or modified. Action: Fetch data as if for a load.</td>
</tr>
</tbody>
</table>
### Values of hint Field for PREF Instruction (continued)

<table>
<thead>
<tr>
<th>Value</th>
<th>Name</th>
<th>Data Use and Desired Prefetch Action</th>
</tr>
</thead>
<tbody>
<tr>
<td>2</td>
<td>L1 LRU hint</td>
<td>Pre-Release 6: Reserved for Architecture. Release 6: Implementation-dependent. This hint code marks the line as LRU in the L1 cache and thus preferred for next eviction. Implementations can choose to writeback and/or invalidate as long as no architectural state is modified.</td>
</tr>
<tr>
<td>4</td>
<td>load_streamed</td>
<td>Use: Prefetched data is expected to be read (not modified) but not reused extensively; it “streams” through cache. Action: Fetch data as if for a load and place it in the cache so that it does not displace data prefetched as “retained.”</td>
</tr>
<tr>
<td>5</td>
<td>store_streamed</td>
<td>Use: Prefetched data is expected to be stored or modified but not reused extensively; it “streams” through cache. Action: Fetch data as if for a store and place it in the cache so that it does not displace data prefetched as “retained.”</td>
</tr>
<tr>
<td>6</td>
<td>load_retained</td>
<td>Use: Prefetched data is expected to be read (not modified) and reused extensively; it should be “retained” in the cache. Action: Fetch data as if for a load and place it in the cache so that it is not displaced by data prefetched as “streamed.”</td>
</tr>
<tr>
<td>7</td>
<td>store_retained</td>
<td>Use: Prefetched data is expected to be stored or modified and reused extensively; it should be “retained” in the cache. Action: Fetch data as if for a store and place it in the cache so that it is not displaced by data prefetched as “streamed.”</td>
</tr>
<tr>
<td>8-15</td>
<td>L2 operation</td>
<td>Pre-Release 6: Reserved for Architecture. In the Release 6 architecture, hint codes 8 - 15 are treated the same as hint codes 0 - 7 respectively, but operate on the L2 cache.</td>
</tr>
<tr>
<td>16-23</td>
<td>L3 operation</td>
<td>Pre-Release 6: Reserved for Architecture. In the Release 6 architecture, hint codes 16 - 23 are treated the same as hint codes 0 - 7 respectively, but operate on the L3 cache.</td>
</tr>
<tr>
<td>24</td>
<td>Reserved</td>
<td>Pre-Release 6: Unassigned by the Architecture - available for implementation-dependent use. Release 6: This hint code is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).</td>
</tr>
<tr>
<td>25</td>
<td>writeback_invalidate (also known as “nudge”)</td>
<td>Pre-Release 6: Use: Data is no longer expected to be used. Action: For a writeback cache, schedule a writeback of any dirty data. At the completion of the writeback, mark the state of any cache lines written back as invalid. If the cache line is not dirty, it is implementation dependent whether the state of the cache line is marked invalid or left unchanged. If the cache line is locked, no action is taken. Release 6: This hint code is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI).</td>
</tr>
<tr>
<td>26-29</td>
<td>Reserved</td>
<td>Pre-Release 6: Unassigned by the Architecture—available for implementation-dependent use. Release 6: These hints are not implemented in the Release 6 architecture and generate a Reserved Instruction exception (RI).</td>
</tr>
</tbody>
</table>
Values of *hint* Field for PREF Instruction (continued)

<table>
<thead>
<tr>
<th>Value</th>
<th>Name</th>
<th>Data Use and Desired Prefetch Action</th>
</tr>
</thead>
</table>
| 30    | PrepareForStore | Pre-Release 6:  
Use: Prepare the cache for writing an entire line, without the overhead involved in filling the line from memory.  
Action: If the reference hits in the cache, no action is taken. If the reference misses in the cache, a line is selected for replacement, any valid and dirty victim is written back to memory, the entire line is filled with zero data, and the state of the line is marked as valid and dirty.  
Programming Note: Because the cache line is filled with zero data on a cache miss, software must not assume that this action, in and of itself, can be used as a fast bzero-type function.  
Release 6: This hint is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI). |
| 31    | Reserved        | Pre-Release 6: Unassigned by the Architecture—available for implementation-dependent use.  
Release 6: This hint is not implemented in the Release 6 architecture and generates a Reserved Instruction exception (RI). |

Restrictions:

Unpredictable prior to MIPS16e2.

Operation:

\[
\begin{align*}
vAddr & \leftarrow \text{GPR}[\text{Xlat}[rx]] + \text{sign extend}(\text{immediate}) \\
(pAddr, \text{CCA}) & \leftarrow \text{AddressTranslation}(vAddr, \text{DATA}, \text{LOAD}) \\
\text{Prefetch}(\text{CCA}, pAddr, vAddr, \text{DATA}, \text{hint})
\end{align*}
\]

Exceptions:

Bus Error, Cache Error

Prefetch does not take any TLB-related or address-related exceptions under any circumstances.

Programming Notes:

Prefetch cannot move data to or from a mapped location unless the translation for that location is present in the TLB. Locations in memory pages that have not been accessed recently may not have translations in the TLB, so prefetch may not be effective for such locations.

Prefetch does not cause addressing exceptions. A prefetch may be used using an address pointer before the validity of the pointer is determined without worrying about an addressing exception.

It is implementation dependent whether a Bus Error or Cache Error exception is reported if such an error is detected as a byproduct of the action taken by the PREF instruction. Typically, this only occurs in systems which have high-reliability requirements.

Prefetch operations have no effect on cache lines that were previously locked with the CACHE instruction.

*Hint* field encodings whose function is described as “streamed” or “retained” convey usage intent from software to hardware. Software should not assume that hardware will always prefetch data in an optimal way. If data is to be truly retained, software should use the Cache instruction to lock data into the cache.
ORI Immediate Extended

**Format:** ORI rx, immediate

**Purpose:** Or Immediate Extended
To do a bitwise logical OR with a constant.

**Description:** GPR[rx] ← GPR[rx] OR immediate
The 16-bit immediate is zero-extended to the left and combined with the contents of GPR rx in a bitwise logical OR operation. The result is placed back into GPR rx.

**Restrictions:**
Unpredictable prior to MIPS16e2.

**Operations:**
GPR[XLat[rx]] ← GPR[Xlat[rx]] or zero_extend(immediate)

**Exceptions:**
None
**Purpose:** Read Hardware Register Extended

To move the contents of a hardware register to a general purpose register (GPR) if that operation is enabled by privileged software.

The purpose of this instruction is to give user mode access to specific information that is otherwise only visible in kernel mode.

**Description:** \( \text{GPR}[ry] \leftarrow \text{HWR}[\text{HWR}] \)

If access is allowed to the specified hardware register, the contents of the register specified by \( \text{SHIFT} \) is loaded into general register \( ry \). Access control for each register is selected by the bits in the coprocessor 0 \( \text{HWREna} \) register.

The available hardware registers, and the encoding of the \( rd \) field for each, are shown below.

### RDHWR Register Numbers

<table>
<thead>
<tr>
<th>Register Number (HWR Value)</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>CPUNum</td>
<td>Number of the CPU on which the program is currently running. This register provides read access to the coprocessor 0 ( \text{EBase}_{\text{CPUNum}} ) field.</td>
</tr>
<tr>
<td>1</td>
<td>SYNCl_Step</td>
<td>Address step size to be used with the SYNCl instruction, or zero if no caches need to be synchronized. See that instruction’s description for the use of this value.</td>
</tr>
<tr>
<td>2</td>
<td>CC</td>
<td>High-resolution cycle counter. This register provides read access to the coprocessor 0 ( \text{Count} ) Register.</td>
</tr>
<tr>
<td>3</td>
<td>CCRRes</td>
<td>Resolution of the CC register. This value denotes the number of cycles between update of the register. For example:</td>
</tr>
<tr>
<td></td>
<td></td>
<td><strong>CCRes Value</strong></td>
</tr>
<tr>
<td></td>
<td></td>
<td>1</td>
</tr>
<tr>
<td></td>
<td></td>
<td>2</td>
</tr>
<tr>
<td></td>
<td></td>
<td>3</td>
</tr>
<tr>
<td></td>
<td></td>
<td>etc.</td>
</tr>
<tr>
<td>4</td>
<td>Rsv</td>
<td>Reserved.</td>
</tr>
<tr>
<td>5</td>
<td>XNP</td>
<td>Indicates support for Release 6 Double-Width LLX/SCX family of instructions. If set to 1, then LLX/SCX family of instructions is not present, otherwise present in the implementation. In absence of hardware support for double-width or extended atomics, user software may emulate the instruction’s behavior through other means. See ( \text{Config}_{\text{XNP}} ).</td>
</tr>
<tr>
<td>6-28</td>
<td></td>
<td>These registers numbers are reserved for future architecture use. Access results in a Reserved Instruction Exception.</td>
</tr>
</tbody>
</table>
RDHWR Register Numbers

<table>
<thead>
<tr>
<th>Register Number (HWR Value)</th>
<th>Mnemonic</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>29</td>
<td>ULR</td>
<td>User Local Register. This register provides read access to the coprocessor 0 UserLocal register, if it is implemented. In some operating environments, the UserLocal register is a pointer to a thread-specific storage block.</td>
</tr>
<tr>
<td>30-31</td>
<td></td>
<td>These register numbers are reserved for implementation-dependent use. If they are not implemented, access results in a Reserved Instruction Exception.</td>
</tr>
</tbody>
</table>

Restrictions:

Unpredictable prior to MIPS16e2. Access to the specified hardware register is enabled if Coprocessor 0 is enabled, or if the corresponding bit is set in the HWREna register. If access is not allowed or the register is not implemented, a Reserved Instruction Exception is signaled.

Operation:

```c
  case HWR
    0: temp ← EBaseCPUNum
    1: temp ← SYNCI_StepSize()
    2: temp ← Count
    3: temp ← CountResolution()
    5: temp ← XNP
    29: temp ← UserLocal
    30: temp ← Implementation-Dependent-Value
    31: temp ← Implementation-Dependent-Value
    otherwise: SignalException(ReservedInstruction)
  endcase
  else
  endif
  GPR[Xlat[ry]] ← temp
```

Exceptions:

Reserved Instruction
**Format:** \( \text{SB } rx, \text{ immediate}(gp) \)  

**Purpose:** Store Byte (GP-relative) Extended  
To store a byte to memory.

**Description:** \( \text{memory}[GPR[gp] + \text{immediate}] \leftarrow GPR[rx] \)  
The 16-bit \text{immediate} value is sign-extended, then added to the contents of GPR 28 to form the effective address. The least-significant byte of GPR \( rx \) is stored at the effective address.

**Restrictions:**  
Unpredictable prior to MIPS16e2.

**Operation:**

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{sign extend}(\text{immediate}) + GPR[28] \\
(p\text{Addr}, CCA) & \leftarrow \text{AddressTranslation}(\text{vAddr}, \text{DATA}, \text{STORE}) \\
p\text{Addr} & \leftarrow p\text{Addr}_{\text{PSIZE}-1..2} \parallel (p\text{Addr}_{1..0} \text{xor ReverseEndian2}) \\
\text{bytesel} & \leftarrow \text{vAddr}_{1..0} \text{xor BigEndianCPU2} \\
\text{dataword} & \leftarrow GPR[Xlat[rx]]_{31-8*\text{bytesel}.0} \parallel 0^{8*\text{bytesel}} \\
\text{StoreMemory} & (CCA, \text{BYTE, dataword, pAddr, vAddr, DATA})
\end{align*}
\]

**Exceptions:**  
TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error
SC IStore Conditional Word Extended

MIPS16e2 Application-Specific Extension, Revision 01.00

Summary:

**Format:** SC rx, immediate(rb)

**Purpose:** Store Conditional Word Extended

To store a word to memory to complete an atomic read-modify-write.

**Description:**

if atomic_update then memory[GPR[rb] + immediate] ← GPR[rx], GPR[rx] ← 1
else GPR[rx] ← 0

The LL and SC instructions provide primitives to implement atomic read-modify-write (RMW) operations on synchronizable memory locations.

The 32-bit word in GPR rx is conditionally stored in memory at the location specified by the aligned effective address. The signed immediate value is added to the contents of GPR rb to form an effective address.

The SC completes the RMW sequence begun by the preceding LL instruction executed on the processor. To complete the RMW sequence atomically, the following occur:

- The 32-bit word of GPR rx is stored to memory at the location specified by the aligned effective address.
- A one, indicating success, is written into GPR rx.

Otherwise, memory is not modified and a 0, indicating failure, is written into GPR rx

If the following event occurs between the execution of LL and SC, the SC fails:

- A coherent store is executed between an LL and SC sequence on the same processor to the block of synchronizable physical memory containing the word (if Config5_LLBI=1; else whether such a store causes the SC to fail is not predictable).
- An ERET instruction is executed.

Furthermore, an SC must always compare its address against that of the LL. An SC will fail if the aligned address of the SC does not match that of the preceeding LL.

A load that executes on the processor executing the LL/SC sequence to the block of synchronizable physical memory containing the word, will not cause the SC to fail (if Config5_LLBI=1; else such a load may cause the SC to fail).

If any of the events listed below occurs between the execution of LL and SC, the SC may fail where it could have succeeded, i.e., success is not predictable. Portable programs should not cause any of these events.

- A load or store executed on the processor executing the LL and SC that is not to the block of synchronizable physical memory containing the word. (The load or store may cause a cache eviction between the LL and SC that results in SC failure. The load or store does not necessarily have to occur between the LL and SC.)
- Any prefetch that is executed on the processor executing the LL and SC sequence (due to a cache eviction between the LL and SC).
- A non-coherent store executed between an LL and SC sequence to the block of synchronizable physical memory containing the word.
- The instructions executed starting with the LL and ending with the SC do not lie in a 2048-byte contiguous region of virtual memory. (The region does not have to be aligned, other than the alignment required for instruction words.)
CACHE operations that are local to the processor executing the LL/SC sequence will result in unpredictable behaviour of the SC if executed between the LL and SC, that is, they may cause the SC to fail where it could have succeeded. Non-local CACHE operations (address-type with coherent CCA) may cause an SC to fail on either the local processor or on the remote processor in multiprocessor or multi-threaded systems. This definition of the effects of CACHE operations is mandated if $Config5_{LLB}=1$. If $Config5_{LLB}=0$, then CACHE effects are implementation-dependent.

The following conditions must be true or the result of the SC is not predictable—the SC may fail or succeed (if $Config5_{LLB}=1$, then either success or failure is mandated, else the result is UNPREDICTABLE):

- Execution of SC must have been preceded by execution of an LL instruction.
- An RMW sequence executed without intervening events that would cause the SC to fail must use the same address in the LL and SC. The address is the same if the virtual address, physical address, and cacheability & coherency attribute are identical.

Restrictions:

Unpredictable prior to MIPS16e2. The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

Operation:

```
vAddr ← sign_extend(immediate) + GPR[Xlat[rb]]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
dataword← GPR[Xlat[rx]]
if LLbit then
    StoreMemory (CCA, WORD, dataword, pAddr, vAddr, DATA)
endif
GPR[Xlat[rx]] ← 0^31 || LLbit
LLBit ← 0  // if $Config5_{LLB}=1$, SC always clears LLbit regardless of address match.
```

Exceptions:

TLB Refill, TLB Invalid, TLB Modified, Address Error, Watch

Programming Notes:

LL and SC are used to atomically update memory locations, as shown below.

```
L1:
    LL    a1, (a0)  # load counter
    ADDIU   v0, a1, 1  # increment
    SC    v0, (a0)  # try to store, checking for atomicity
    BEQ    v0, 0, L1  # if not atomic (0), try again
    NOP  # branch-delay slot
```

Exceptions between the LL and SC cause SC to fail, so persistent exceptions must be avoided. Some examples of these are arithmetic operations that trap, system calls, and floating point operations that trap or require software emulation assistance.

LL and SC function on a single processor for cached noncoherent memory so that parallel programs can be run on uniprocessor systems that do not support cached coherent memory access types.
**Format:** \( \text{SH} \ rx, \ \text{immediate} (\text{gp}) \)  

**Purpose:** Store Halfword (GP-relative)  
To store a halfword to memory.

**Description:** \( \text{memory}[\text{GPR}[\text{gp}] + \text{immediate}] \leftarrow \text{GPR}[\text{rx}] \)  
The 16-bit \text{immediate} value is sign-extended, and then added to the contents of GPR 28 to form the effective address. The least-significant halfword of GPR \( \text{rx} \) is stored at the effective address.

**Restrictions:**  
Unpredictable prior to MIPS16e2. The effective address must be naturally-aligned. If the least-significant bit of the address is non-zero, an Address Error exception occurs.

**Operation:**

\[ \begin{align*}  
v\text{Addr} & \leftarrow \text{sign} \_\text{extend} (\text{immediate}) + \text{GPR}[28] \\
p\text{Addr} & \leftarrow p\text{Addr}_\text{PSIZE-1} \lor (p\text{Addr}_1 \ldots 0 \oplus \text{ReverseEndian} \lor 0) \\
\text{bytesel} & \leftarrow v\text{Addr}_11 \ldots 0 \oplus \text{BigEndianCPU} \lor 0 \\
\text{dataword} & \leftarrow \text{GPR}[\text{Xlat}[\text{rx}]]_{31-8} \ldots \text{bytesel}_1 \ldots 0 \lor 0^8 \text{bytesel} \\
\text{StoreMemory} & (\text{CCA}, \text{HALFWORD}, \text{dataword}, p\text{Addr}, v\text{Addr}, \text{DATA}) \end{align*} \]

**Exceptions:**  
TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error.
**Store Word (GP-relative) Extended**

**Format:** \( \text{SW} \ \text{rx}, \text{immediate}(\text{gp}) \)  

**Purpose:** Store Word (GP-relative) Extended  
To store a word to memory.

**Description:** \( \text{memory}[\text{GPR}[\text{gp}]+\text{immediate}] \leftarrow \text{GPR}[\text{rx}] \)  
The 16-bit \text{immediate} value is sign-extended, then added to the contents of GPR 28 to form the effective address. The contents of GPR \text{rx} are stored at the effective address.

**Restrictions:**  
Unpredictable prior to MIPS16e2. The effective address must be naturally-aligned. If either of the 2 least-significant bits of the address is non-zero, an Address Error exception occurs.

**Operation:**  
\[
\begin{align*}
v\text{Addr} & \leftarrow \text{sign\_extend(}\text{immediate}) + \text{GPR}[28] \\
(p\text{Addr}, \text{CCA}) & \leftarrow \text{AddressTranslation}(v\text{Addr}, \text{DATA}, \text{STORE}) \\
\text{dataword} & \leftarrow \text{GPR}[\text{Xlat(rx)}] \\
\text{StoreMemory}(\text{CCA}, \text{WORD}, \text{dataword}, p\text{Addr}, v\text{Addr}, \text{DATA})
\end{align*}
\]

**Exceptions:**  
TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error
**Format:** SWL \( rx, \) immediate(\( rb \))  

**Purpose:** Store Word Left Extended  
To store the most-significant part of a word to an unaligned memory address.

**Description:** memory[\( \text{GPR}[rb] \) + immediate] \( \rightarrow \) GPR[\( rx \)]  
The 9-bit signed immediate value is added to the contents of GPR \( rb \) to form an effective address \( \text{EffAddr} \). \( \text{EffAddr} \) is the address of the most-significant of 4 consecutive bytes forming a word \( W \) in memory starting at an arbitrary byte boundary.

A part of \( W \) (the most-significant 1 to 4 bytes) is in the aligned word containing \( \text{EffAddr} \). The same number of the most-significant (left) bytes from the word in GPR \( rx \) are stored into these bytes of \( W \).

The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The four consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of \( W \) (2 bytes) is located in the aligned word containing the most-significant byte at 2.

3. SWL stores the most-significant 2 bytes of the low word from the source register into these 2 bytes in memory.

4. The complementary SWR stores the remainder of the unaligned word.

### Unaligned Word Store Using SWL and SWR

| Word at byte 2 in memory, big-endian byte order; each memory byte contains its own address |
|---------------------------------|-------------|-------------|-------------|-------------|-------------|-------------|-------------|
| most significance least         | Memory: Initial contents                      | GPR 24 | After executing SWL $24,2 ($0) | Then after SWR $24,5 ($0) |
| 0 1 2 3 4 5 6 7 8 ...           | E F G H   | 0 1 E F 4 5 6 ... | 0 1 E F G H 6 ... |

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address \( (v\text{Addr}_{1,0}) \)—and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte ordering.
Bytes Stored by an SWL Instruction

<table>
<thead>
<tr>
<th>Memory contents and byte offsets</th>
<th>Initial contents of Dest Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 2 3 ←big-endian</td>
<td>A B C D E F G H</td>
</tr>
<tr>
<td>i j k l</td>
<td>most — significance — least</td>
</tr>
<tr>
<td>3 2 1 0 ←little-endian</td>
<td>32-bit register</td>
</tr>
<tr>
<td>most</td>
<td>E F G H</td>
</tr>
<tr>
<td>least</td>
<td></td>
</tr>
</tbody>
</table>

Memory contents after instruction (shaded is unchanged)

<table>
<thead>
<tr>
<th>Big-endian byte ordering</th>
<th>vAddr1.0</th>
<th>Little-endian byte ordering</th>
</tr>
</thead>
<tbody>
<tr>
<td>E F G H</td>
<td>0 i j k E</td>
<td>i j k E</td>
</tr>
<tr>
<td>i E F G</td>
<td>1 i j E F</td>
<td>i j E F</td>
</tr>
<tr>
<td>i j E F</td>
<td>2 i E F G</td>
<td>i E F G</td>
</tr>
<tr>
<td>i j k E</td>
<td>3 E F G H</td>
<td>E F G H</td>
</tr>
</tbody>
</table>

Restrictions:
Unpredictable prior to MIPS16e2.

Operation:

\[
\begin{align*}
\text{vAddr} & \leftarrow \text{sign\_extend(\text{immediate}) + GPR[Xlat\{rb\}]} \\
(\text{pAddr, CCA}) & \leftarrow \text{AddressTranslation (vAddr, DATA, STORE)} \\
\text{pAddr} & \leftarrow \text{pAddr}_{\text{PUSHz-1..2 \|}} \left(\text{pAddr}_{\text{1..0}} \text{xor ReverseEndian}^2\right) \\
\text{If BigEndianMem} & = 0 \text{ then} \\
\text{pAddr} & \leftarrow \text{pAddr}_{\text{PUSHz-1..2 \|}} \left(0^2\right) \\
\text{endif} \\
\text{byte} & \leftarrow \text{vAddr}_{\text{1..0}} \text{xor BigEndianCPU}^2 \\
\text{dataword} & \leftarrow 0^{24-8\text{byte \|}} \left(\text{GPR}[Xlat\{rx\}]_{31..24-8\text{byte}}ight) \\
\text{StoreMemory} & \left(\text{CCA, byte, dataword, pAddr, vAddr, DATA})
\end{align*}
\]

Exceptions:
TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch
**SWR**

**Store Word Right Extended**

**Format:**  
SWR \( rx, \text{ immediate} (rb) \)  

**Purpose:**  
To store the least-significant part of a word to an unaligned memory address.

**Description:**  
memory\( [\text{GPR}[rb] + \text{immediate}] \) \( \rightarrow \) GPR\( [rx] \)  
The 9-bit signed \text{immediate} value is added to the contents of GPR \( rb \) to form an effective address \( \text{EffAddr} \). \text{EffAddr} is the address of the least-significant of 4 consecutive bytes forming a word \( (W) \) in memory starting at an arbitrary byte boundary.  
A part of \( W \) (the least-significant 1 to 4 bytes) is in the aligned word containing \( \text{EffAddr} \). The same number of the least-significant (right) bytes from the word in GPR \( rx \) are stored into these bytes of \( W \).  
The following figure illustrates this operation using big-endian byte ordering for 32-bit and 64-bit registers. The 4 consecutive bytes in 2..5 form an unaligned word starting at location 2. A part of \( W \) (2 bytes) is contained in the aligned word containing the least-significant byte at 5.

1. SWR stores the least-significant 2 bytes of the low word from the source register into these 2 bytes in memory.  
2. The complementary SWL stores the remainder of the unaligned word.

**Unaligned Word Store Using SWR and SWL**

<table>
<thead>
<tr>
<th>Word at byte 2 in memory, big-endian byte order, each mem byte contains its address</th>
<th>Memory: Initial contents</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 2 3 4 5 6 7 8 ...</td>
<td>GPR 24</td>
</tr>
<tr>
<td>0 1 2 3 G H 6 ...</td>
<td>After executing SWR ( $24, 5 ($0) )</td>
</tr>
<tr>
<td>0 1 E F G H 6 ...</td>
<td>Then after SWL ( $24, 2 ($0) )</td>
</tr>
</tbody>
</table>

The bytes stored from the source register to memory depend on both the offset of the effective address within an aligned word—that is, the low 2 bits of the address \( (vAddr_{1,0}) \)—and the current byte-ordering mode of the processor (big- or little-endian). The following figure shows the bytes stored for every combination of offset and byte-ordering.
Bytes Stored by SWR Instruction

<table>
<thead>
<tr>
<th>Memory contents and byte offsets</th>
<th>Initial contents of Dest Register</th>
</tr>
</thead>
<tbody>
<tr>
<td>0 1 2 3</td>
<td>A B C D E F G H</td>
</tr>
<tr>
<td>Big-endian offset (vAddr₁₀)</td>
<td>64-bit register</td>
</tr>
<tr>
<td>i j k l</td>
<td>most — significance — least</td>
</tr>
<tr>
<td>least</td>
<td></td>
</tr>
<tr>
<td>vAddr₁₀</td>
<td>A B C D E F G H</td>
</tr>
<tr>
<td>DATA</td>
<td></td>
</tr>
<tr>
<td>STORE</td>
<td></td>
</tr>
<tr>
<td>pAddr</td>
<td></td>
</tr>
<tr>
<td>pAddrPSIZE-1..2</td>
<td></td>
</tr>
<tr>
<td>If BigEndianMem = 0 then</td>
<td></td>
</tr>
<tr>
<td>pAddr ← pAddrPSIZE-1..2</td>
<td></td>
</tr>
<tr>
<td>endif</td>
<td></td>
</tr>
<tr>
<td>byte ← vAddr₁..0 xor BigEndianCPU²</td>
<td></td>
</tr>
<tr>
<td>dataword ← GPR[Xlat[rx]]31-8*byte</td>
<td></td>
</tr>
<tr>
<td>StoreMemory(CCA, WORD-byte, dataword, pAddr, vAddr, DATA)</td>
<td></td>
</tr>
</tbody>
</table>

Restrictions:
Unpredictable prior to MIPS16e2.

Operation:

vAddr ← sign_extend(immediate) + GPR[Xlat[rb]]
(pAddr, CCA) ← AddressTranslation (vAddr, DATA, STORE)
pAddr ← pAddrPSIZE-1..2 || (pAddr₁..0 xor ReverseEndian²)
If BigEndianMem = 0 then
pAddr ← pAddrPSIZE-1..2 || 0²
endif
byte ← vAddr₁..0 xor BigEndianCPU²
dataword ← GPR[Xlat[rx]]31-8*byte || 0⁸*byte
StoreMemory(CCA, WORD-byte, dataword, pAddr, vAddr, DATA)

Exceptions:
TLB Refill, TLB Invalid, TLB Modified, Bus Error, Address Error, Watch
**Format:**  
SYNC stype

**Purpose:** Synchronize Shared Memory Extended  
To order loads and stores for shared memory.

**Description:**  
These types of ordering guarantees are available through the SYNC instruction:

- Completion Barriers
- Ordering Barriers

*Completion Barrier — Simple Description:*

- The barrier affects only *uncached* and *cached coherent* loads and stores.
- The specified memory instructions (loads or stores or both) that occur before the SYNC instruction must be completed before the specified memory instructions after the SYNC are allowed to start.
- Loads are completed when the destination register is written. Stores are completed when the stored value is visible to every other processor in the system.

*Completion Barrier — Detailed Description:*

- Every synchronizable specified memory instruction (loads or stores or both) that occurs in the instruction stream before the SYNC instruction must be already globally performed before any synchronizable specified memory instructions that occur after the SYNC are allowed to be performed, with respect to any other processor or coherent I/O module.
- The barrier does not guarantee the order in which instruction fetches are performed.
- A stype value of zero will always be defined such that it performs the most complete set of synchronization operations that are defined. This means stype zero always does a completion barrier that affects both loads and stores preceding the SYNC instruction and both loads and stores that are subsequent to the SYNC instruction. Non-zero values of stype may be defined by the architecture or specific implementations to perform synchronization behaviors that are less complete than that of stype zero. If an implementation does not use one of these non-zero values to define a different synchronization behavior, then that non-zero value of stype must act the same as stype zero completion barrier. This allows software written for an implementation with a lighter-weight barrier to work on another implementation which only implements the stype zero completion barrier.
- A completion barrier is required, potentially in conjunction with EHB, to guarantee that memory reference results are visible across operating mode changes. For example, a completion barrier is required on some implementations on entry to and exit from Debug Mode to guarantee that memory effects are handled correctly.

*SYNC behavior when the stype field is zero:*

- A completion barrier that affects preceding loads and stores and subsequent loads and stores.
Ordering Barrier — Simple Description:

- The barrier affects only uncached and cached coherent loads and stores.

- The specified memory instructions (loads or stores or both) that occur before the SYNC instruction must always be ordered before the specified memory instructions after the SYNC.

- Memory instructions which are ordered before other memory instructions are processed by the load/store datapath first before the other memory instructions.

Ordering Barrier — Detailed Description:

- Every synchronizable specified memory instruction (loads or stores or both) that occurs in the instruction stream before the SYNC instruction must reach a stage in the load/store datapath after which no instruction re-ordering is possible before any synchronizable specified memory instruction which occurs after the SYNC instruction in the instruction stream reaches the same stage in the load/store datapath.

- If any memory instruction before the SYNC instruction in program order, generates a memory request to the external memory and any memory instruction after the SYNC instruction in program order also generates a memory request to external memory, the memory request belonging to the older instruction must be globally performed before the time the memory request belonging to the younger instruction is globally performed.

- The barrier does not guarantee the order in which instruction fetches are performed.

As compared to the completion barrier, the ordering barrier is a lighter-weight operation as it does not require the specified instructions before the SYNC to be already completed. Instead it only requires that those specified instructions which are subsequent to the SYNC in the instruction stream are never re-ordered for processing ahead of the specified instructions which are before the SYNC in the instruction stream. This potentially reduces how many cycles the barrier instruction must stall before it completes.

The Acquire and Release barrier types are used to minimize the memory orderings that must be maintained and still have software synchronization work.

Implementations that do not use any of the non-zero values of stype to define different barriers, such as ordering barriers, must make those stype values act the same as stype zero.

For the purposes of this description, the CACHE, PREF and PREFX instructions are treated as loads and stores. That is, these instructions and the memory transactions sourced by these instructions obey the ordering and completion rules of the SYNC instruction.
The following table lists the available completion barrier and ordering barriers behaviors that can be specified using the stype field.

<table>
<thead>
<tr>
<th>Code</th>
<th>Name</th>
<th>Older instructions which must reach the load/store ordering point before the SYNC instruction completes.</th>
<th>Younger instructions which must reach the load/store ordering point only after the SYNC instruction completes.</th>
<th>Older instructions which must be globally performed when the SYNC instruction completes</th>
<th>Compliance</th>
</tr>
</thead>
<tbody>
<tr>
<td>0x0</td>
<td>SYNC or SYNC 0</td>
<td>Loads, Stores</td>
<td>Loads, Stores</td>
<td>Loads, Stores</td>
<td>Required</td>
</tr>
<tr>
<td>0x4</td>
<td>SYNC_WMB or SYNC 4</td>
<td>Stores</td>
<td>Stores</td>
<td></td>
<td>Optional</td>
</tr>
<tr>
<td>0x10</td>
<td>SYNC_MB or SYNC 16</td>
<td>Loads, Stores</td>
<td>Loads, Stores</td>
<td></td>
<td>Optional</td>
</tr>
<tr>
<td>0x11</td>
<td>SYNC_ACQUIRE or SYNC 17</td>
<td>Loads</td>
<td>Loads, Stores</td>
<td></td>
<td>Optional</td>
</tr>
<tr>
<td>0x12</td>
<td>SYNC_RELEASE or SYNC 18</td>
<td>Loads, Stores</td>
<td>Stores</td>
<td></td>
<td>Optional</td>
</tr>
<tr>
<td>0x13</td>
<td>SYNC_RMB or SYNC 19</td>
<td>Loads</td>
<td>Loads</td>
<td></td>
<td>Optional</td>
</tr>
<tr>
<td>0x1-0x3, 0x5-0xF</td>
<td>Implementation-Specific and Vendor Specific Sync Types</td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>0x14 - 0x1F</td>
<td>RESERVED</td>
<td></td>
<td></td>
<td></td>
<td>Reserved for MIPS Technologies for future extension of the architecture.</td>
</tr>
</tbody>
</table>

**Terms:**

*Synchronizable:* A load or store instruction is *synchronizable* if the load or store occurs to a physical location in shared memory using a virtual location with a memory access type of either `uncached` or `cached coherent`. *Shared memory* is memory that can be accessed by more than one processor or by a coherent I/O system module.

*Performed load:* A load instruction is *performed* when the value returned by the load has been determined. The result of a load on processor A has been *determined* with respect to processor or coherent I/O module B when a subsequent store to the location by B cannot affect the value returned by the load. The store by B must use the same memory access type as the load.

*Performed store:* A store instruction is *performed* when the store is observable. A store on processor A is *observable* with respect to processor or coherent I/O module B when a subsequent load of the location by B returns the value written by the store. The load by B must use the same memory access type as the store.
Globally performed load: A load instruction is globally performed when it is performed with respect to all processors and coherent I/O modules capable of storing to the location.

Globally performed store: A store instruction is globally performed when it is globally observable. It is globally observable when it is observable by all processors and I/O modules capable of loading from the location.

Coherent I/O module: A coherent I/O module is an Input/Output system component that performs coherent Direct Memory Access (DMA). It reads and writes memory independently as though it were a processor doing loads and stores to locations with a memory access type of cached coherent.

Load/Store Datapath: The portion of the processor which handles the load/store data requests coming from the processor pipeline and processes those requests within the cache and memory system hierarchy.

Restrictions:
Unpredictable prior to MIPS16e2. The effect of SYNC on the global order of loads and stores for memory access types other than uncached and cached coherent is UNPREDICTABLE.

Operation:
SyncOperation(stype)

Exceptions:
None

Programming Notes:
A processor executing load and store instructions observes the order in which loads and stores using the same memory access type occur in the instruction stream; this is known as program order.

A parallel program has multiple instruction streams that can execute simultaneously on different processors. In multiprocessor (MP) systems, the order in which the effects of loads and stores are observed by other processors—the global order of the loads and store—determines the actions necessary to reliably share data in parallel programs.

When all processors observe the effects of loads and stores in program order, the system is strongly ordered. On such systems, parallel programs can reliably share data without explicit actions in the programs. For such a system, SYNC has the same effect as a NOP. Executing SYNC on such a system is not necessary, but neither is it an error.

If a multiprocessor system is not strongly ordered, the effects of load and store instructions executed by one processor may be observed out of program order by other processors. On such systems, parallel programs must take explicit actions to reliably share data. At critical points in the program, the effects of loads and stores from an instruction stream must occur in the same order for all processors. SYNC separates the loads and stores executed on the processor into two groups, and the effect of all loads and stores in one group is seen by all processors before the effect of any load or store in the subsequent group. In effect, SYNC causes the system to be strongly ordered for the executing processor at the instant that the SYNC is executed.

Many MIPS-based multiprocessor systems are strongly ordered or have a mode in which they operate as strongly ordered for at least one memory access type. The MIPS architecture also permits implementation of MP systems that are not strongly ordered; SYNC enables the reliable use of shared memory on such systems. A parallel program that does not use SYNC generally does not operate on a system that is not strongly ordered. However, a program that does use SYNC works on both types of systems. (System-specific documentation describes the actions needed to reliably share data in parallel programs for that system.)

The behavior of a load or store using one memory access type is UNPREDICTABLE if a load or store was previously made to the same physical location using a different memory access type. The presence of a SYNC between the references does not alter this behavior.

SYNC affects the order in which the effects of load and store instructions appear to all processors; it does not generally affect the physical memory-system ordering or synchronization issues that arise in system programming. The effect of SYNC on implementation-specific aspects of the cached memory system, such as writeback buffers, is not
SYNC
Synchronize Shared Memory Extended

defined.

# Processor A (writer)
# Conditions at entry:
# The value 0 has been stored in FLAG and that value is observable by B
SW R1, DATA # change shared DATA value
LI R2, 1
SYNC # Perform DATA store before performing FLAG store
SW R2, FLAG # say that the shared DATA value is valid

# Processor B (reader)
LI R2, 1
1: LW R1, FLAG # Get FLAG
BNE R2, R1, 1B# if it says that DATA is not valid, poll again
NOP
SYNC # FLAG value checked before doing DATA read
LW R1, DATA # Read (valid) shared DATA value

The code fragments above shows how SYNC can be used to coordinate the use of shared data between separate writer
and reader instruction streams in a multiprocessor environment. The FLAG location is used by the instruction streams
to determine whether the shared data item DATA is valid. The SYNC executed by processor A forces the store of
DATA to be performed globally before the store to FLAG is performed. The SYNC executed by processor B ensures
that DATA is not read until after the FLAG value indicates that the shared data is valid.

Software written to use a SYNC instruction with a non-zero stype value, expecting one type of barrier behavior,
should only be run on hardware that actually implements the expected barrier behavior for that non-zero stype value
or on hardware which implements a superset of the behavior expected by the software for that stype value. If the
hardware does not perform the barrier behavior expected by the software, the system may fail.
**XORI**

**Format:**  XORI rx, immediate  

**Purpose:** Exclusive OR Immediate Extended  

To do a bitwise logical Exclusive OR with a constant.  

**Description:**  GPR[rx] ← GPR[rx] XOR immediate  

Combine the contents of GPR rx and the 16-bit zero-extended immediate in a bitwise logical Exclusive OR operation and place the result back into GPR rx.  

**Restrictions:**  

Unpredictable prior to MIPS16e2.  

**Operation:**  

\[ GPR[\text{XLat}[rx]] ← GPR[\text{Xlat}[rx]] \text{ xor zero}_\text{extend}(\text{immediate}) \]  

**Exceptions:**  

None