DEEP LEARNING WITH GO

A Thesis
Submitted to the Faculty
of
Purdue University
by
Derek L. Stinson

In Partial Fulfillment of the
Requirements for the Degree
of
Master of Science in Electric and Computer Engineering

May 2020
Purdue University
Indianapolis, Indiana
THE PURDUE UNIVERSITY GRADUATE SCHOOL
STATEMENT OF THESIS APPROVAL

Dr. Zina Ben Miled
Department of Electrical and Computer Engineering

Dr. Brian King
Department of Electrical and Computer Engineering

Dr. Maher Rizkalla
Department of Electrical and Computer Engineering

Approved by:
Dr. Brian King
Head of Graduate Program
ACKNOWLEDGMENTS

I would like to thank my thesis advisor, Dr. Zina Ben Miled, for her support and guidance throughout this thesis. I would like to thank Dr. Brian King for advising me throughout the M.S.E.C.E program at IUPUI. I would like to thank Dr. Maher Rizkalla for being a part of my thesis committee. I would like Sherrie Tucker for making sure I am aware of the things that need to complete before the deadlines. I would like to thank Dr. Steven Rovnyak for giving me the opportunity to teach the ECE 20700 lab. I would like to thank my Mother and Father. Without them, I would not have been able to pursue graduate school. I would like to thank my son for contributing more at home and allowing me to be able to focus on completing my thesis work. I would also like to thank my daughter with her ability to make me mindful of things around me.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Section</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>LIST OF TABLES</td>
<td>vii</td>
</tr>
<tr>
<td>LIST OF FIGURES</td>
<td>viii</td>
</tr>
<tr>
<td>SYMBOLS</td>
<td>ix</td>
</tr>
<tr>
<td>ABBREVIATIONS</td>
<td>x</td>
</tr>
<tr>
<td>ABSTRACT</td>
<td>xi</td>
</tr>
<tr>
<td>1 INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>2 RELATED WORK</td>
<td>3</td>
</tr>
<tr>
<td>2.1 Go and Cuda</td>
<td>3</td>
</tr>
<tr>
<td>2.2 Deep Learning Frameworks</td>
<td>3</td>
</tr>
<tr>
<td>3 METHODOLOGY</td>
<td>5</td>
</tr>
<tr>
<td>3.1 Neural Networks</td>
<td>5</td>
</tr>
<tr>
<td>3.1.1 Forward Propagation</td>
<td>6</td>
</tr>
<tr>
<td>3.1.2 Backward Propagation</td>
<td>7</td>
</tr>
<tr>
<td>3.2 Convolution Layer</td>
<td>8</td>
</tr>
<tr>
<td>3.2.1 Forward Propagation</td>
<td>11</td>
</tr>
<tr>
<td>3.2.2 Back Propagation</td>
<td>15</td>
</tr>
<tr>
<td>3.3 Activation Layer</td>
<td>18</td>
</tr>
<tr>
<td>3.4 Weight Optimization</td>
<td>18</td>
</tr>
<tr>
<td>3.4.1 Gradient Descent</td>
<td>18</td>
</tr>
<tr>
<td>3.4.2 Momentum Update</td>
<td>19</td>
</tr>
<tr>
<td>3.4.3 Adagrad</td>
<td>19</td>
</tr>
<tr>
<td>3.4.4 Adam</td>
<td>19</td>
</tr>
<tr>
<td>3.5 Implementation</td>
<td>20</td>
</tr>
<tr>
<td>4 RESULTS</td>
<td>22</td>
</tr>
<tr>
<td></td>
<td></td>
</tr>
<tr>
<td>---</td>
<td>---</td>
</tr>
<tr>
<td>C.1</td>
<td>Linking Cuda to Go</td>
</tr>
<tr>
<td>C.2</td>
<td>NewModuleData</td>
</tr>
<tr>
<td>C.3</td>
<td>Cuda Concat Kernel</td>
</tr>
<tr>
<td>C.4</td>
<td>MakeKernel</td>
</tr>
<tr>
<td>C.5</td>
<td>(k *Kernel) Launch()</td>
</tr>
<tr>
<td>C.6</td>
<td>Concat Kernel Launch</td>
</tr>
<tr>
<td>C.7</td>
<td>MallocManagedGlobalEx</td>
</tr>
<tr>
<td>C.8</td>
<td>Copy Memory</td>
</tr>
<tr>
<td>C.9</td>
<td>Interface io.Reader</td>
</tr>
<tr>
<td>C.10</td>
<td>Interface io.Writer</td>
</tr>
</tbody>
</table>
LIST OF TABLES

<table>
<thead>
<tr>
<th>Table</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>4.1</td>
<td>Samples taken from the MNIST database with the corresponding one-hot encoding of their labels.</td>
</tr>
<tr>
<td>4.2</td>
<td>Execution time (in seconds) per epoch for each batch size for the ConvNetGo (CPU implementation) and GoCuNets (GPU implementation).</td>
</tr>
<tr>
<td>4.3</td>
<td>Number of epochs, training time for each batch size when executing the GoCuNets (GPU) model. Convergence was decided when the average loss for the testing data was less than 0.01.</td>
</tr>
</tbody>
</table>
LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>3.1</td>
<td>6</td>
</tr>
<tr>
<td>3.2</td>
<td>10</td>
</tr>
<tr>
<td>3.3</td>
<td>11</td>
</tr>
<tr>
<td>4.1</td>
<td>22</td>
</tr>
<tr>
<td>4.2</td>
<td>25</td>
</tr>
</tbody>
</table>

- 3.1 Fully connected network with one input layer, one hidden layer and one output layer.
- 3.2 Schematic representation of 4D tensors. Each column is a tensor.
- 3.3 A visualization of padding stride and dilation with an input of (4,4) and weights of (3,3).
- 4.1 The layers of the CNN used to test the proposed framework.
- 4.2 Execution time per epoch for CoCuNets (GPU implementation) and ConvNetGo (CPU implementation) with increasing batch size.
SYMBOLS

\( W \) Weights or filter for a layer
\( Y \) Output tensor on a forward pass.
\( X \) Input tensor on a forward pass.
\( \Delta W \) Gradients for weights or filter.
\( \Delta Y \) Input tensor for gradients on a backward pass.
\( \Delta X \) Output tensor for gradients on a backward pass.
\( .N \) Batch dimension or number of neurons.
\( .C \) Tensor channel dimension
\( .H \) Tensor height dimension
\( .W \) Tensor width dimension
ABBREVIATIONS

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>CNN</td>
<td>Convolutional neural network</td>
</tr>
<tr>
<td>FCNN</td>
<td>Fully connected neural network</td>
</tr>
<tr>
<td>ANN</td>
<td>Artificial neural network</td>
</tr>
<tr>
<td>NHWC</td>
<td>Tensor format (N-Total Batch, H-Input Height, W-Input Width, C-Total Channels)</td>
</tr>
<tr>
<td>NCHW</td>
<td>Tensor format (N-Total Batch, C-Total Channels, H-Input Height, W-Input Width)</td>
</tr>
<tr>
<td>dims</td>
<td>Dimensions</td>
</tr>
<tr>
<td>dim</td>
<td>Dimension</td>
</tr>
</tbody>
</table>
ABSTRACT

Stinson, Derek L. M.S.E.C.E., Purdue University, May 2020. Deep Learning with Go. Major Professor: Zina Ben Miled.

Current research in deep learning is primarily focused on using Python as a support language. Go, an emerging language, that has many benefits including native support for concurrency has seen a rise in adoption over the past few years. However, this language is not widely used to develop learning models due to the lack of supporting libraries and frameworks for model development. In this thesis, the use of Go for the development of neural network models in general and convolution neural networks is explored. The proposed study is based on a Go-CUDA implementation of neural network models called GoCuNets. This implementation is then compared to a Go-CPU deep learning implementation that takes advantage of Go’s built in concurrency called ConvNetGo. A comparison of these two implementations shows a significant performance gain when using GoCuNets compared to ConvNetGo.
1. INTRODUCTION

In late 2007 at Google, Robert Griesemer, Rob Pike and Ken Thompson began working on a new computer language. They were frustrated with the excessive complexity and lack of safe and efficient multiprocessor features in the languages they used to develop server software. When looking at all the available languages, they concluded that in picking a language you had to choose at most two out of three options. These are efficient compilation, efficient execution, or ease of programming [1].

Their solution was the creation of Go. Go attempts to address these issues by being a statically typed, compiled language. Go has built in concurrency, a garbage collector, rigid dependency specification (no codependent packages) [1], and tools used to compile, link, test, format, import and document Go code [2].

There are several frameworks used in deep learning. These include TensorFlow [3], PyTorch [4], Keras [5], MXNet [6] and Chainer [7]. TensorFlow contains APIs for Python, c, Java, and Go. MXNet also has multiple APIs that are in Python, C++, Clojure, Java, Julia, Perl, R, and Scala. PyTorch API uses Python, but it has bindings in C++. Keras and Chainer only use Python. Out of the above mentioned deep learning frameworks, only TensorFlow has a Go API. However, this API is mostly used for running models in a Go application that were developed with Python.

There is growing support for the use of Go in data science and computer vision with packages like Gonum [8] and GoCV [9]. However, there is still a demand for deep learning tools in Go. In response to this demand, ConvNetGo [10], GoCudnn [11] [12], HipGo [13] [14], MIOpenGo [15] [16], and GoCuNets [17] were developed.

GPU computation is used heavily in deep learning in order to accelerate execution time. There are 3rd party open source packages for Nvidia’s CUDA such as cuda5 [18], gorgonia/cu [19], and cuda [20]. These packages have their strengths and weaknesses. GoCudnn was developed to overcome those weaknesses. GoCudnn started out as
bindings for cuDNN [11]. It includes bindings for some of the other libraries that are found in the CUDA [21] API. These libraries include nvJPEG, CUDA Runtime, CUDA Driver, NPP, and NVRTC. There are also kernels that were developed outside of cuDNN that are helpful for computer vision and deep learning.

This thesis proposes a Go-Cuda implementation to support the development of neural network models including convolutional neural networks called GoCuNets. To compare the performance of GoCuNets, a CPU implementation of neural network models called ConvNetGo was also developed. Chapter 2 includes a review of previous related work and in particular previous Go-Cuda implementations. Chapter 3 discusses the methodology used in the design of the convolutional neural networks under both GoCuNets and ConvNetGo. The performance of these implementations are compared in Chapter 4. Chapter 5 provides a summary of the benefits and limitations of the proposed GoCuNets frameworks and offers direction of future work.
2. RELATED WORK

Go is a new language. Go 1.0 was released in March 2012 [22]. The focus of this thesis is to integrate GPU computation with the Go language for the purpose of developing deep learning models. This chapter includes a review of some of the packages that were developed for GPU computation with Go, the applications that use them, and other deep learning frameworks.

2.1 Go and Cuda

Cuda5 [18] is the first binding package for CUDA. It is a highly flexible package that has one huge limitation. It handles errors by panicking. Gorgonia/cu [19] takes Cuda5 and gets rid of this issue by having the function return an error interface and by adding cuBLAS, NVRTC, and some of cuDNN.

Another binding that is available on Github is unixpickle/cuda [20]. It is a lightweight package with a few functions that interface with the cuda driver. It contains sub-packages for cuBLAS and cuRAND. The best feature of this package is the use of Go’s garbage collector to handle memory management in the GPU.

2.2 Deep Learning Frameworks

TensorFlow [3] is probably the most known deep learning framework. TensorFlow was originally developed by the Google Brain team. It is now an open source platform. TensorFlow has stable Python and C++ APIs. There are APIs in other languages, including Go, but they are not supported with the same level of maturity.

Caffe [23] is another widely known deep learning framework. It was developed at Berkeley by Yangqing Jia. It is an open source project. Caffe’s official API is in
C++. In 2017, Caffe2 was announced by Facebook [24]. In 2018 it was integrated with another Facebook project called PyTorch [4]. PyTorch has APIs in Python and C++.

ConvNetjs [25] is an open source deep learning framework that uses javascript and is ran in an internet browser. It was developed by Andrej Karpathy. It has visual demos of a few types of neural networks. The demo includes images of the tensors that are used in different layers of the network.

Gorgonia [26] is an open source deep learning API that uses Go. It uses the Gorgonia/cu Go bindings for CUDA. The goal of Gorgonia is to provide a machine learning/graph computation based library. Using Gorgonia should feel familiar to other Python learning APIs like TensorFlow or Keras. However, as a deep learning API on Go, Gorgonia might not be the right fit for developers that have never used Python.
3. METHODOLOGY

Neural networks consist of layers of neurons. These networks include an input layer, one or more hidden layers, and an output layer. The neurons accept a set of inputs which are multiplied by weights and processed through an activation function. The output of the neuron in one layer propagates to the input of a neuron in a subsequent layer until reaching the output layer.

This architecture is at the foundation of most current networks. The key to developing a successful network is:

- Determining the value of the weights of the links between neurons, a process which is referred to as training, and
- Defining a suitable architecture for the network including the number of layers, the number of neurons in each layer, and the activation used at the output of each neuron.

In this chapter, the implementation or the proposed neural network is described starting from a simple neural network to the target convolutional neural network.

3.1 Neural Networks

Figure 3.1(a) shows a fully connected neural network [27] with one single hidden layer. In this figure, the input and output of the network are represented by rectangular boxes. The neurons are represented by circles and the weights are depicted by the links between the neurons. Bias nodes are a constant input of one. The neurons will have a bias weight that is summed with the other links. These are indicated by shaded circles in Figure 3.1(a).
6

(a) Neural network architecture.

(b) Matrix representation of the network.

Fig. 3.1. Fully connected network with one input layer, one hidden layer and one output layer.

A fully connected layer can be viewed as a matrix multiplication between a 1xN input matrix and an NxM weights matrix. The result is a 1xM matrix. The bias 1xM matrix is then added to the previous result. This process is shown in Figure 3.1(b).

The main two operations associated with the network are forward propagation and backward propagation. These two operations are used during training to update the weights. Once the weights of the network are determined, the forward propagation is used on a new input to generate the estimated output.

3.1.1 Forward Propagation

In the forward propagation process, the output of each layer is generated by using Equation (3.1)

\[ Y_{(1,M)}^{(t)} = X_{(1,N)}^{(t)} * W_{(N,M)}^{(t)} + B_{(1,M)}^{(t)} \]  \hspace{1cm} (3.1)
Where, $X_{(1,N)}$ is the input vector with N elements, $W_{(N,M)}$ is the weight matrix, and $B_{(1,M)}$ is the bias vector for the layer. The bias values in Equation (3.1) are added to the weighted term $X_{(1xN)} * W_{(NxM)}$ resulting in an output vector with M elements, $Y_{(1,M)}$.

Equation (3.1) is implemented in Algorithm 1.

### Algorithm 1 Forward Propagation in a Fully Connected Layer

**Input:** $X$, $W$, $B$ Matrix  
**Output:** $Y$ Matrix  

1: function FORWARDPROPAGATIONFULLYCONNECTED($X$, $Y$, $W$, $B$)
2:  for $n = 0$ to len($Y$) do
3:    for $m = 0$ to len($X$) do
4:      $sum \leftarrow sum + W[n][m] * X[m]$
5:    $Y[n] \leftarrow sum + B[n]$

#### 3.1.2 Backward Propagation

Backward Propagation [28] is used to train the network. It consists of three functions:

- The first function takes the output error it receives from the next layer and uses it to calculate the errors associated with the input it received from the previous layer (Equation 3.2a),

- The second function accumulates the errors for the weights of each neuron (Equation 3.2b), and

- The third function evaluates the error for the bias vector (Equation 3.2c).
\[ \Delta X_{(1xN)}^{(t)} = \Delta Y_{(1xM)}^{(t)} \ast (W^{(t)})_{(MxN)}^T \]  
\[ \Delta W_{(NxM)}^{(t)} = (X^{(t)})_{(Nx1)}^T \ast \Delta Y_{(1xM)}^{(t)} \]  
\[ \Delta B_{(1xN)}^{(t)} = \Delta Y_{(1xN)}^{(t)} \]  

Where, \( \Delta X_{(1xN)}^{(t)} \) is the vector that holds the error due to the output \( \Delta Y_{(1xM)}^{(t)} \) propagated back from the previous layer. \( \Delta W_{(NxM)}^{(t)} \) represents the error matrix for the weights of the current layer. It will be used to adjust the current layer’s weights during training. \( \Delta B_{(1xM)}^{(t)} \) is the error vector for the bias vector. It is used to adjust the bias vector during training. \( X_{(1xM)}^{(t)} \) is the input and \( W_{(NxM)}^{(t)} \) is the weight matrix of the current layer from the previous iteration of the algorithm. Equation (3.2) is implemented in Algorithm 2.

**Algorithm 2 Fully Connected Back Propagation**

**Input:** \( dY, X, W \) Matrix  
**Output:** \( dX, dW, dB \) Matrix  

1: function FCBACKPROP\( (dY, dW, dB, X, W, dX) \)  
2: SetToZero\( (dX) \)  
3: for \( n = 0 \) to len\( (dY) \) do  
4: for \( m = 0 \) to len\( (dX) \) do  
5: \( dX[m] \leftarrow dX[m] + W[n][m] \ast dY[n] \)  
6: \( dW[m][n] \leftarrow X[m] \ast dY[n] \)  
7: \( dB[n] \leftarrow dY[n] \)

3.2 Convolution Layer

The convolution layer [29] is very similar to the fully connected layer. However, instead of each neuron having a weight for each input, and only one output. Each neuron will have a volume of weights that step through the input in multiple dimensions with each step returning an output value.
A typical architecture for a convolution layer receives a 4D input volume called a tensor with a format of NHWC or NCHW [30]. NHWC represents a tensor’s ordering by batch, height, width, and channel, respectively. For example, a NHWC tensor of bytes with the dimensions [20,320,240,4] is used to process a batch of 20 images with a height of 320 and width of 240. The 32 bit color information is represented as 4 byte color vector. Under NCHW, the dimensions would look like [20,4,320,240] with the pixels separated out into 4 feature maps, with a height of 320 and a width of 240.

Performance can vary depending on the tensor format. For example, Intel recommends NCHW for their newer processors [31], and Nvidia recommends NHWC in order to take advantage of the tensor core in their new architectures [32]. In this thesis NCHW is adopted, because it is easier to visualize.

The input, weights, and output should be in the same format. A convolution layer will contain a 4D tensor of weights. Under the adopted NCHW tensor format, N represents a batch of "neurons" as opposed to a batch of inputs. The values stored in each CHW are the feature weights of N. These feature weights are also called kernels. The number of kernels is C, with a height of H and a width of W. For each neuron in W.N, there will be the same number of kernels (W.C) as there are feature maps from the input (X.C). The output tensor batch size is the same as the input’s batch size (i.e., N). The result of a neuron’s convolution of the input will be an output feature map with size HW. The number of neurons in the weights will determine the number of output feature maps. The size of the output channel dimension (Y.C) is determined by the number of neurons in the weights (W.N). The sizes of HW are determined by the properties of the convolution between the input and weights. An illustration of the 4D tensors in a convolutional neural network is shown in Figure 3.2.

There are a few convolutional processing steps that are used in accessing the data being held by the input tensor. These are performed in the H and W dimensions and consist of padding, stride, and dilation. The properties of these data processing
steps will affect the size of the output tensor. A visualization of the convolutional processing steps can be seen in Figure (3.3).

Padding ($p$) adds zeros around the H and W dimensions of the input tensor $x$. The size of the padding should be less than the size of the weights. If the padding is greater than or equal to the weights ($w$) then the output edges will be zeros.

Stride ($s$) corresponds to the step of the window over the input tensor in the H and W dimensions. Larger strides will reduce the size of the output.

Dilation ($d$) spreads the weights apart in the H and W dimensions giving them extended coverage without additional parameters.

As implied by the above three transformations, the shape of the output tensor is dependent on the parameters used to process the data. Equation (3.3) shows the size
of the output tensor based on the padding, stride, dilation. Not all parameter values can be used since some choices of $p$, $w$, $s$, $d$ may lead to a non-integer size $y$ for the output tensor. Therefore, best practice starts by fixing the size $y$ of the output tensor and then deriving the size $x$ of the input tensor using Equation (3.4).

\begin{align*}
  y &= \frac{x + 2p - ((w - 1) \times d + 1)}{s} + 1 \quad (3.3) \\
  x &= (y - 1) \times s - 2p + ((w - 1) \times d + 1) \quad (3.4)
\end{align*}

### 3.2.1 Forward Propagation

The values of the output tensor are calculated using Equation (3.5).

\[
Y_{n,k,yh,yw}^{(t)} = B_k + \sum_{c=0}^{W-1} \sum_{i=0}^{W-1} \sum_{j=0}^{W-1} W_{k,c,i,j}^{(t)} \times X_{n,c,xh,xw}^{(t)}
\]  (3.5)
Where $X$ represents the input tensor. $W$ are the filter weights with $k, c, i, j$ representing the output channel size, input channel size, height position, and width position, respectively. $B_k$ is a bias array. The size of the bias array is the same as the size of the output channel $k$.

Padding is realized with Equation (3.6), where the values $n, c, x_h, x_w$, are the batch size, channel size, height position, and width position, respectively. The height and width positions are calculated by using $x_h$ and $x_w$ as shown in Equation (3.7). In turn, $x_h$ and $x_w$ are calculated with respect to the output tensor position $y_h, y_w$, slide ($s$), weight positions $i, j$, dilation ($d$), and padding offset ($p$).

\[
X_{n,c,x_h,x_w} = \begin{cases} 
X_{n,c,x_h,x_w} & \text{if } 0 \leq x_h < X.H \text{ and } 0 \leq x_w < X.W \\
0 & \text{otherwise}
\end{cases} \quad (3.6)
\]

\[
x_h = y_h * s + i * d - p, \quad x_w = y_w * s + j * d - p \quad (3.7)
\]

The forward propagation function is executed into two steps. The first step is the sliding weight window over the input. This function returns the summation of the individual window as depicted in Algorithm 3. The second step stores the output of the previous layer as shown in Algorithm 4.
Algorithm 3 Convolution Forward Window - Equation(3.5).

Input: 

- X, W Tensor
- x input offset
- n,k batch and neuron index
- d dilation size

Returns: 

- sum summation of W*X window

1: function CONVFORWARDWIN(X,W,x,n,k,d)
2:   sum ← 0
3:   for c = 0 to W.C do
4:     for i = 0 to W.H do
5:       xh ← x.h + i * d.h ▷ add dilation height offset for X
6:       if xh ≥ 0 and xh < X.W then
7:         for j = 0 to W.W do
8:           xw ← x.w + j * d.w ▷ add dilation width offset for X
9:             if xw ≥ 0 and xw < X.H then
10:                sum ← sum + W[k][c][i][j] * X[n][c][xh][xw]
11: return sum
Algorithm 4 Convolution Forward Propagation

Input: \( X, W, B \) Tensor
\( p, s, d \) Padding, stride and dilation sizes

Output: \( Y \) Tensor

1. function \texttt{ConvForward()} 
2. \textbf{for} \( n = 0 \) to \( Y.N \) \textbf{do} 
3. \hspace{1em} \textbf{for} \( k = 0 \) to \( Y.C \) \textbf{do} 
4. \hspace{2em} \texttt{x.h} \leftarrow -p.h \hspace{2em} \triangleright \text{set -padding height offset for } X 
5. \hspace{2em} \textbf{for} \( yh = 0 \) to \( Y.H \) \textbf{do} 
6. \hspace{3em} \texttt{x.w} \leftarrow -p.w \hspace{2em} \triangleright \text{set -padding width offset for } X 
7. \hspace{3em} \texttt{x.h} \leftarrow \texttt{x.h} + yh \ast s.h \hspace{2em} \triangleright \text{add stride height offset for } X 
8. \hspace{2em} \textbf{for} \( yw = 0 \) to \( Y.W \) \textbf{do} 
9. \hspace{3em} \texttt{x.w} \leftarrow \texttt{x.w} + yw \ast s.w \hspace{2em} \triangleright \text{add stride width offset for } X 
10. \texttt{sum} \leftarrow \texttt{ConvForwardWin}(X, W, n, x, k, d) 
11. \texttt{Y[n][k][yh][yw]} \leftarrow B[k] + \texttt{sum}
3.2.2 Back Propagation

As in the case of a regular neural network, errors in a CNN are passed backward from the next layer. Each output error value is accumulated into two different tensors. The first is for the input tensor which is scaled according to the weights of each output as shown below.

\[
\Delta X^{(t)}_{n,c,xh,xw} = \sum_{c=0}^{W.C-1} \sum_{i=0}^{W.H-1} \sum_{j=0}^{W.W-1} W^{(t)}_{k,c,i,j} \cdot \Delta Y^{(t)}_{n,k,yh,yw}
\] (3.8)

Where, \( \Delta X^{(t)} \) is the tensor that holds the errors for \( X^{(t)} \), \( W^{(t)} \) is the weight tensor for the layer, and \( \Delta Y^{(t)} \) is the errors received for \( Y^{(t)} \). Equation (3.8) is implemented in Algorithm 5.

Algorithm 5 Convolution Backward Data Window - Equation (3.8)

<table>
<thead>
<tr>
<th>Input:</th>
<th>W Weight tensor</th>
</tr>
</thead>
<tbody>
<tr>
<td>dy gradient</td>
<td></td>
</tr>
<tr>
<td>x input offset value</td>
<td></td>
</tr>
<tr>
<td>n,k batch and neuron index</td>
<td></td>
</tr>
<tr>
<td>d dilation size</td>
<td></td>
</tr>
<tr>
<td>Output:</td>
<td>dX Input error tensor</td>
</tr>
</tbody>
</table>

1: function CONVINPUTGRAD(dX, W, dy, x, n, k, d)
2:     for c = 0 to W.C do
3:         for i = 0 to W.H do
4:             xh ← x.h + i * d.h
5:             if xh ≥ 0 and xh < X.W then
6:                 for j = 0 to W.W do
7:                     xw ← x.w + j * d.w
8:                         if xw ≥ 0 and xw < X.H then
9:                             dX[n][c][xh][xw] ← dX[n][c][xh][xw] + W[k][c][i][j] * dy
The second tensor is an accumulation of errors used to update the weights. It is obtained by multiplying the input values by the corresponding output errors as shown below:

\[
\Delta W^{(t)}_{k,c,i,j} = \sum_{c=0}^{W.C-1} \sum_{i=0}^{W.H-1} \sum_{j=0}^{W.W-1} X^{(t)}_{n,c,xh,xw} \cdot \Delta Y^{(t)}_{n,k,yh,yw} \tag{3.9}
\]

Where \(\Delta W^{(t)}\) is the tensor that holds the errors for the weights, \(X^{(t)}\) is the input tensor for the layer, and \(\Delta Y^{(t)}\) represents the corresponding errors from the output. Equation (3.9) is implemented in Algorithm 6.

\begin{algorithm}
\caption{Convolution Backward Weight Window - Equation (3.9)}
\begin{algorithmic}[1]
\State \textbf{Input:} X Input tensor
\State dy gradient
\State x input offset value
\State n,k batch and neuron index
\State d dilation size
\State \textbf{Output:} dW Weight update tensor
\Function{ConvWeightGrad}{dW, X, dy, x, n, k, d}
\For{c = 0 to W.C}
\For{i = 0 to W.H}
\State \(xh \leftarrow x.h + i \cdot d.h\)
\If{\(xh \geq 0\) and \(xh < X.W\)}
\For{j = 0 to W.W}
\State \(xw \leftarrow x.w + j \cdot d.w\)
\If{\(xw \geq 0\) and \(xw < X.H\)}
\State \(dW[k][c][i][j] \leftarrow dW[k][c][i][j] + X[n][c][xh][xw] \cdot dy\)
\EndFor
\EndIf
\EndFor
\EndIf
\EndFor
\EndFunction
\end{algorithmic}
\end{algorithm}
The error for the bias neurons is the summation of the output errors for that neuron as shown below.

$$
\Delta B^{(t)}_k = \sum_{n=0}^{Y.N-1} \sum_{yh=0}^{Y.H-1} \sum_{yw=0}^{Y.W-1} \Delta Y^{(t)}_{n,k,yh,yw}
$$

(3.10)

Where $\Delta B^{(t)}$ is the tensor that holds the errors for the Bias, and $\Delta Y^{(t)}$ is the output error.

**Algorithm 7 Convolution Back Propagation**

**Input:**
- $X$, $W$, $dY$ input, weight and output error tensors
- $p$, $s$, $d$ padding, stride and dilation sizes

**Output:**
- $dX$, $dW$, $dB$ input, weight and bias update tensors

1: function CONVBACKWARD($X$, $dX$, $W$, $dW$, $dB$, $dY$, $p$, $s$, $d$)
2:     ZeroAll($dX$)
3:     for $n = 0$ to $Y.N$ do
4:         for $k = 0$ to $Y.C$ do
5:             $x.h \leftarrow -p.h$
6:             for $yh = 0$ to $Y.H$ do
7:                 $x.w \leftarrow -p.w$
8:                 $x.h \leftarrow x.h + yh * s.h$
9:             for $yw = 0$ to $Y.W$ do
10:                 $x.w \leftarrow x.w + yw * s.w$
11:             $dy \leftarrow dY[n][k][yh][yw]$
12:             ConvInputGrad($dX$, $W$, $dy$, $n$, $x$, $k$, $d$) ▷ Algorithm 5
13:             ConvWeightGrad($dW$, $X$, $dy$, $n$, $x$, $k$, $d$) ▷ Algorithm 6
14:             $dB[k] \leftarrow dB[k] + dy$
3.3 Activation Layer

The activation layer introduces non-linearity to a neural network. This operation is performed element-wise. During forward propagation, the activation function is applied to the output of the previous layer. Some of the common activation functions include logistic \( \frac{1}{1+e^{-x}} \), rectified linear unit (Relu, if \( x \leq 0 \) \( f(x) = 0 \), otherwise, \( f(x) = x \)), and the leaky rectified linear unit (leaky, if \( x \leq 0 \) \( f(x) = 0.01 \), otherwise, \( f(x) = x \)).

3.4 Weight Optimization

The weights in the network are updated at every training iteration. Several approaches can be used to perform this update. Moreover, some of these approaches are guided by hyper-parameters that are either defined before training or adjusted during training. The choice of the hyper-parameters may dictate the ability of the network to converge. A summary of the main weight optimization approaches is provided next.

3.4.1 Gradient Descent

The simplest way to minimize the loss function at the output of the network is to update the weight in the direction of the gradient descent [33] as shown below.

\[
W^{(t)} = W^{(t-1)} - \epsilon \cdot \Delta W^{(t)} \tag{3.11}
\]

Where, \( W^{(t)} \) is the updated weight value at iteration \( t \), \( W^{(t-1)} \) is the weight value at iteration \( t-1 \), and \( \Delta W^{(t)} \) is the weight error tensor. The hyper-parameter, \( \epsilon \), is called the learning rate and indicates the rate at which the updates are being performed.
3.4.2 Momentum Update

Compared to gradient descent, momentum update [28] takes into consideration the weight adjustment in the previous iterations as shown below:

\begin{align}
M^{(t)} &= \alpha \cdot M^{(t-1)} - \epsilon \cdot \Delta W^{(t)} \\
W^{(t)} &= W^{(t-1)} + M^{(t)}
\end{align}

(3.12) (3.13)

Where, \( M^{(t)} \) is the momentum at iteration \( t \), \( M^{(t-1)} \) is the momentum at the previous iteration, \( \alpha \) is the momentum rate, \( \epsilon \) is the learning rate, \( W^{(t)} \) is the updated weight, \( W^{(t-1)} \) is the weight at the previous iteration, and \( \Delta W^{(t)} \) is the weight error tensor. The hyper-parameters for this approach are \( \epsilon \) and \( \alpha \).

3.4.3 Adagrad

Adagrad [34] stores the sum of the squares of the gradient for each individual parameter as shown in Equation (3.14). This value is then used to scale the gradient as shown in Equation (3.15). The hyper-parameter \( \beta \) in the Adagrad approach is used to prevent a divide by zero.

\begin{align}
S^{(t)} &= S^{(t-1)} + (\Delta W^{(t)})^2 \\
W^{(t)} &= W^{(t-1)} + \frac{-\epsilon \cdot \Delta W^{(t)}}{\sqrt{S^{(t)}} + \beta}
\end{align}

(3.14) (3.15)

Where, \( S^{(t)} \) is the sum of the squares of the gradients at iteration \( t \), \( S^{(t-1)} \) is the squares of the gradients at iteration \( t-1 \), \( \Delta W^{(t)} \) is the weight error tensor, \( W^{(t)} \) is the updated weight, \( W^{(t-1)} \) is the weight value at the previous iteration, \( \epsilon \) is the learning rate, and \( \beta \) is a meta parameter.

3.4.4 Adam

Adam [35] is a weight update approach that uses a large number of hyper-parameters and therefore, may require extensive tuning.
\[ \Omega_1^{(t)} = \beta_1 \ast \Omega_1^{(t-1)} + (1 - \beta_1) \ast \Delta W^{(t)} \]  
\[ \Omega_{1,\text{temp}}^{(t)} = \frac{\Omega_1^{(t)}}{1 - \beta_1^{C+1}} \]  
\[ \Omega_2^{(t)} = \beta_2 \ast \Omega_2^{(t-1)} + (1 - \beta_2) \ast (\Delta W^{(t)})^2 \]  
\[ \Omega_{2,\text{temp}}^{(t)} = \frac{\Omega_2^{(t)}}{1 - \beta_2^{C+1}} \]  
\[ W^{(t)} = W^{(t-1)} + \frac{-\epsilon \ast \Omega_{1,\text{temp}}^{(t)}}{\sqrt{\Omega_{2,\text{temp}}^{(t)}} + \alpha} \]  
\[ C^{(t)} = C^{(t-1)} + 1 \]

Where \( \beta_1, \beta_2, \alpha, \) and \( \epsilon \) are meta parameters, \( \Omega_1^{(t)} \) and \( \Omega_2^{(t)} \) are accumulated values that are updated during every iteration, \( C \) is a counter, \( \Delta W^{(t)} \) is the weight error tensor, \( W^{(t)} \) is the weight tensor for the current iteration, and \( W^{(t-1)} \) is the weight tensor from the previous iteration.

### 3.5 Implementation

The CNN was initially implemented in Go and executed on a regular CPU. The advantage of Go is that it has built-in concurrency and is supported by several APIs for image processing. Unfortunately, the performance of this implementation was not practical. In order to increase performance, the compute intensive section of the algorithm was migrated to a GPU implementation using CUDA.

The Go language has a pseudo-package ”CGO” [36] which was used to allow the front end of the application to call C functions including libraries that are compatible with GCC. This was necessary as an intermediary step. CUDA is based on CPP with few extensions. CUDA code is not directly compiled with GCC. CUDA code is compiled using NVCC. Therefore, CUDA kernels cannot be directly accessed using the CGO driver.
This limitation can be addressed in three ways. The first approach consists of creating a static or shared library of the kernels made for the GPU. This approach was not ideal since it entails making changes to the CUDA kernels.

The second approach consists of pre-compiling kernels into a .ptx file using the ptx option in NVCC. PTX code is similar to assembly language code and is compatible with different NVIDIA GPU architectures.

The third approach would use directly the NVRTC library. This approach creates a run time library. This third approach is similar to the second approach but with added flexibility. CUDA code can be compiled into a ptx format during runtime. In fact, the compiler can directly use the NVRTC library.

After evaluation, the second approach was used, because of a feature involving CUDA Contexts made using NVRTC inconsistent.

In order to access the functions that are in ptx form, the Driver API needs to be used. Specifically, a module needs to be made. Modules are dynamically loaded packages. A module can be created using NewModuleData() found in sub-package of GoCudnn called cuda. MakeKernel() will return a *Kernel that uses the method (*Kernel)Launch() to execute the kernel with the name passed in MakeKernel().

In order to allocate memory to the GPU. The Malloc() function of the cudart sub-package is an option. This function allocates memory to the GPU and this memory is managed by Go’s garbage collector. In addition,Memcpy() is used to copy memory to or from the GPU.

Code examples can be seen in Appendices A, B, and C. Appendix A exposes a few lower level deep learning functions using the CPU. Appendix C exposes the lower level bindings that are used to execute kernels on a GPU. Appendix B exposes code that is used to build deep learning models for execution on a GPU.
4. RESULTS

In order to test the results two different CNNs were built. One is using ConvNetGo, and the other is using GoCuNets. They are both based on the model seen in Figure (4.1). This model was chosen because it implements dilation, strides, and padding for each layer. The data being used is stored in a tensor with the dims of \([N,1,28,28]\). Each convolution has a filter with spacial dims \([4,4]\), stride \([2,2]\), and dilation \([3,3]\). The input Padding for the first convolution was set at \([6,6]\) to make the output spacial dims \([16,16]\). The next two convolutions have a padding of \([4,4]\). The spatial dims of the output is half the size of the input. This convolution network is tested on an application that classifies hand-written digits. The final classification layer uses the input of the convolution layer and selects the digit that corresponds to the input image. This last layer consists of a fully connected layer with 10 neurons and 320 weights each. The digit image used to test the CNN implementation are extracted from the MNIST [37] database. MNIST is a good benchmarking database for testing CNN models because it converges quickly. It consists of 60,000 training samples and 10,000 testing samples of hand written arabic numerals. Each sample has a size of 28 by 28. The target classification labels are stored as a byte of 0-9. Since, the model uses a softmax classifier, the output needs to be represented using one-hot encoding. An example is shown in Table (4.1).

![Convolution Diagram](image)

Fig. 4.1. The layers of the CNN used to test the proposed framework.
Samples taken from the MNIST database with the corresponding one-hot encoding of their labels.

<table>
<thead>
<tr>
<th>Input</th>
<th>Target</th>
</tr>
</thead>
<tbody>
<tr>
<td>7</td>
<td>[0,0,0,0,0,0,0,1,0,0]</td>
</tr>
<tr>
<td>2</td>
<td>[0,0,1,0,0,0,0,0,0,0]</td>
</tr>
<tr>
<td>1</td>
<td>[0,1,0,0,0,0,0,0,0,0]</td>
</tr>
<tr>
<td>0</td>
<td>[1,0,0,0,0,0,0,0,0,0]</td>
</tr>
</tbody>
</table>

Each network will run for 8 epochs. The average time it takes each epoch to complete is recorded along with the batch size. The ConvNetGo model is executed on a dual socket motherboard with two e5-2680v2 for a total of 20 cores and 40 threads. Each CPU has a 2.8 GHz clock with a boost clock of 3.6 GHz.

GoCuNets is executed on a GTX 1080ti GPU with a e5-2696v2 12 core / 24 thread CPU. The CPU has a 2.5 GHz base clock with a 3.3 GHz boost clock. The GPU has a base clock of 1.5 GHz and a boost of 1.6 GHz. Moreover, the GPU has 28 streaming multiprocessors with 128 CUDA cores each.

The execution times of the ConvNetGo and GoCuNets CNN classification models when applied to the MNIST database using different batches sizes are shown in Table 4.2. When the batch is set at 5, the model GoCuNes is twice as fast as ConvNetGo. When the batch increases to 5000, GoCuNets performs 57 times faster than ConvNetGo. The execution times for the two CNNs are plotted against the batch size in Figure(4.2).
Table 4.2.
Execution time (in seconds) per epoch for each batch size for the ConvNetGo (CPU implementation) and GoCuNets (GPU implementation).

<table>
<thead>
<tr>
<th>Batch Size</th>
<th>ConvNetGo</th>
<th>GoCuNets</th>
<th>CPU/GPU</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>124.97</td>
<td>47.23</td>
<td>2.11</td>
</tr>
<tr>
<td>10</td>
<td>61.97</td>
<td>25.94</td>
<td>1.91</td>
</tr>
<tr>
<td>20</td>
<td>60.67</td>
<td>13.77</td>
<td>3.52</td>
</tr>
<tr>
<td>40</td>
<td>39.02</td>
<td>7.09</td>
<td>4.40</td>
</tr>
<tr>
<td>50</td>
<td>45.68</td>
<td>5.58</td>
<td>6.55</td>
</tr>
<tr>
<td>100</td>
<td>38.05</td>
<td>2.81</td>
<td>10.83</td>
</tr>
<tr>
<td>200</td>
<td>28.95</td>
<td>1.65</td>
<td>14.03</td>
</tr>
<tr>
<td>400</td>
<td>27.13</td>
<td>0.98</td>
<td>22.15</td>
</tr>
<tr>
<td>500</td>
<td>27.46</td>
<td>0.81</td>
<td>27.12</td>
</tr>
<tr>
<td>1000</td>
<td>27.51</td>
<td>0.56</td>
<td>39.30</td>
</tr>
<tr>
<td>2000</td>
<td>27.92</td>
<td>0.43</td>
<td>51.95</td>
</tr>
<tr>
<td>5000</td>
<td>27.08</td>
<td>0.38</td>
<td>57.02</td>
</tr>
</tbody>
</table>

Table 4.3 shows the training time for the GoCuNets CNN with varying batch sizes. The training time is measured based on the same convergence criteria across all experiments. Each epoch consists of training and testing runs. The number of runs were determined by the size of the data-set divided by the batch size. The weights were trained during the training runs using the training data. The classification was then performed on the testing runs using the testing data. Training was complete when the average loss across the MNIST testing data-set is less than 0.01.
Fig. 4.2. Execution time per epoch for CoCuNets (GPU implementation) and ConvNetGo (CPU implementation) with increasing batch size.

4.1 Code Samples

Appendix A contains a few functions from ConvNetGo. These examples implement some of the algorithms shown in this chapter. Appendix A.1 is an example of the data structure of a Tensor. Some methods and functions include Convolution Forward (Appendices A.2.2 and A.2.3), Fully Connected Forward (Appendix A.3.3), and Leaky Relu (Appendix A.3.2).

Appendix B contains a few functions from GoCuNets. It mostly covers the methods that type Builder (Appendix B.2) uses. Builder is used to build deep learning models on a GPU. It contains methods such as ConvolutionLayer() (Appendix B.2.2) and Activation() (Appendix B.2.4) to create layers. These layers can be used to create structures that implement the Module Interface (Appendix B.3), like VanillaModule (Appendix B.3.1) and SimpleModuleNetwork (Appendix B.3.2).
Table 4.3.
Number of epochs, training time for each batch size when executing the GoCuNets (GPU) model. Convergence was decided when the average loss for the testing data was less than 0.01.

<table>
<thead>
<tr>
<th>BatchSize</th>
<th>N Epochs</th>
<th>Learn Time (s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>5</td>
<td>8</td>
<td>377.84</td>
</tr>
<tr>
<td>10</td>
<td>7</td>
<td>181.58</td>
</tr>
<tr>
<td>20</td>
<td>6</td>
<td>82.62</td>
</tr>
<tr>
<td>40</td>
<td>9</td>
<td>63.81</td>
</tr>
<tr>
<td>50</td>
<td>9</td>
<td>50.22</td>
</tr>
<tr>
<td>100</td>
<td>11</td>
<td>30.91</td>
</tr>
<tr>
<td>200</td>
<td>15</td>
<td>24.75</td>
</tr>
<tr>
<td>400</td>
<td>22</td>
<td>21.56</td>
</tr>
<tr>
<td>500</td>
<td>25</td>
<td>20.25</td>
</tr>
<tr>
<td>1000</td>
<td>39</td>
<td>21.84</td>
</tr>
<tr>
<td>2000</td>
<td>62</td>
<td>26.66</td>
</tr>
<tr>
<td>5000</td>
<td>122</td>
<td>46.36</td>
</tr>
</tbody>
</table>

Appendix C contains a few samples taken from GoCudnn such as memory allocation on the GPU (Appendix C.7) and memory copy (Appendix C.8). The Appendix also includes sample GPU io.Reader and io.Writer interfaces (Appendix C.9 and C.10). In addition, Appendix C shows the use of ConcatEX (Appendix C.6) to execute a concat kernel (Appendix C.3) using (*Kernel)Launch() (Appendix C.5).
5. CONCLUSION

The proposed GoCuNets shows that deep learning can be implemented using Go and GPUs. In fact, GoCuNets was able to achieve fast learning times. For instance, for the number digit classification application, the network converges in 25 epochs to an average loss less than .01. The total execution time for all epochs is 20.25 seconds with a batch size equal to 500. Assuming, ConvNetGo takes the same number of epochs to converge, a smaller batch size of 40 would require 5 minutes and 51 seconds. By using GPUs, GoCuNets makes developing deep learning models in Go a practical option.

5.1 Challenges

Creating and using custom kernels is not very intuitive. Using NVCC to generate a ptx file for custom kernels, and copying the contents of the ptx file into a constant string literal in a Go package makes creating GPU kernels challenging.

Launching a GPU kernel also requires several setup steps. These steps include allocating CPU and GPU memory, assigning values to the CPU memory, and then copying the values from CPU to GPU. Except for single value constants, this process has to be done for every value passed to a kernel. Moreover, when launching a kernel, the user must specify the number of blocks per grid and the number of threads per block. Finally, in order to evaluate a returned value on the CPU, the corresponding memory needs to be copied from the GPU back to the CPU.
5.2 Future Work

There are several directions for future work. Even though a large speed-up was achieved using a GPU, additional speed-up can be achieved by using multiple GPUs in parallel.

Moreover, the only GPUs currently supported under GoCuNets are Nvidia’s. Either integrating AMD GPUs into GoCuNets or creating a new framework that supports both Nvidia and AMD GPUs would make deep learning using Go more widely available.

5.3 GoCuNets

GoCuNets is a GPU centric deep learning framework written in Go. It is available at www.github.com/dereklstinson/gocunets.

GoCudnn are bindings for Cuda. These bindings are used in GoCuNets. The package is available at www.github.com/dereklstinson/gocudnn.

ConvNetGo is a CPU centric deep learning framework written in Go. It uses Go’s built in concurrency to execute deep learning models. It is available at www.github.com/dereklstinson/convnetgo.
REFERENCES


APPENDICES
A. CONVNETGO

A.1 Tensor

```go
type Tensor struct {
    dims []int
    stride []int
    f32data []float32
    nhwc bool
}
```

A.2 Convolution

A.2.1 Convolution Struct

```go
// Convolution contains the parameters that are used to do a convolution

type Convolution struct {
    padding, dilation, stride []int
    set bool
    nhwc bool
}
```
A.2.2 Convolution Forward Algorithm

```go
func (c *Convolution) convnhwc4dwithwindow(x, w, wb, y *Tensor) {
    wg := sync.WaitGroup
    wg.Add(1) // Add to wait group
    go func(yn int) { // concurrent execution
        sh := -c.padding[0]
        for yh := 0; yh < y.dims[1]; yh++ {
            sw := -c.padding[1]
            for yw := 0; yw < y.dims[2]; yw++ {
                for yc := 0; yc < y.dims[3]; yc++ {
                    dh, dw := c.dilation[0], c.dilation[1]
                    adder := c.fwdwinnhwc4d(x, w,
                        sh, sw, dh, dw, yn, yc)
                    adder += wb.f32data[wn] // add the bias
                    y.Set(adder, []int{yn, yh, yw, yc})
                }
                sw += c.stride[1]
            }
            sh += c.stride[0]
        }
        wg.Done() // give done signal
    }(yn) // end of concurrent function
    wg.Wait() // Wait for threads to finish.
}```
A.2.3 Convolution Forward Window

```c
func (c *Convolution) fwdwinnhwc4d(
    x, w *Tensor,
    sh, sw, dh, dw int,
    xn, wn int) (adder float32) {

    for wh := 0; wh < w.dims[1]; wh++ {
        xh := sh + (wh * dh)
        if xh >= 0 && xh < x.dims[1] {
            for ww := 0; ww < w.dims[2]; ww++ {
                xw := sw + (ww * dw)
                if xw >= 0 && xw < x.dims[2] {
                    for wc := 0; wc < w.dims[3]; wc++ {
                        adder += x.f32data[(x.stride[0]*xn)+
                            (x.stride[1]*xh)+
                            (x.stride[2]*xw)+
                            (x.stride[3]*wc)] *
                        w.f32data[(w.stride[0]*wn)+
                            (w.stride[1]*wh)+
                            (w.stride[2]*ww)+
                            (w.stride[3]*wc)]
                    }
                }
            }
        }
    }

    return adder
}
```
A.3 Leaky

A.3.1 Leaky Struct

```go
// LeakyRelu is a struct that holds the neg and pos coef

type LeakyRelu struct {
    negcoef, poscoef float32
}
```

A.3.2 Leaky Forward

```go
func (l *LeakyRelu) Forward(x, y *Tensor) (err error) {
    nbatches := x.dims[0]
    nbatchelements := x.stride[0]
    var wg sync.WaitGroup
    for i := 0; i < nbatches; i++ {
        wg.Add(1)
        batchoffset := i * nbatchelements
        go func(batchoffset, nbatchelements int) {
            for j := 0; j < nbatchelements; j++ {
                if x.f32data[batchoffset+j] < 0 {
                    y.f32data[batchoffset+j] =
                    x.f32data[batchoffset+j] * l.negcoef
                } else {
                    y.f32data[batchoffset+j] =
                    x.f32data[batchoffset+j] * l.poscoef
                }
            }
        }(batchoffset, nbatchelements)
        wg.Done()
    }
    wg.Wait()
    return nil
```
A.3.3 Fully Connected

```go
func FullyConnectedForward(x, w, b *Tensor) error {
    nvol := findvolume(w.dims[1:])
xbatchstride := x.stride[0]
ybatchstride := y.stride[0]
eurons := w.dims[0]
    var wg sync.WaitGroup
    for i := 0; i < x.dims[0]; i++ {
        wg.Add(1)
        go func(i int) {
            yoffset := ybatchstride * i
            xoffset := xbatchstride * i
            for j := 0; j < neurons; j++ {
                neuronoffset := w.stride[0] * j
                var adder float32
                for k := 0; k < xbatchstride; k++ {
                    adder += w.f32data[neuronoffset+k] * x.f32data[xoffset+k]
                }
                y.f32data[yoffset+j] = adder + b.f32data[j]
            }
            wg.Done()
        }(i)
    }
    wg.Wait()
    return nil
}
```
B. GOCUNETS

B.1 Tensor

```c
// Layer is a layer inside a network it holds inputs and outputs

type Layer struct {
    id        int64
    name      string
    h         *Handle
    op        Operation
    workspacefwd *nvidia.Malloced
    workspacetbwd *nvidia.Malloced
    workspacebwf *nvidia.Malloced
    x, dx, y, dy *Tensor
}
```

```c
// Layers.Tensor

type Tensor struct {
    *layers.Tensor
    id        int64
    to, from Module
}
```
B.2 Builder

B.2.1 Builder Data Structure

```c
// Builder will create layers with the flags set within the struct

type Builder struct {
    h     *Handle
    gpurng *curand.Generator
    Frmt  TensorFormat
    Dtype DataType
    Cmode ConvolutionMode
    Mtype MathType
    Pmode PoolingMode
    AMode ActivationMode
    BMode BatchNormMode
    Nan   NanProp
    curntype curand.RngType
}
```
B.2.2 Builder Method Convolution Layer

```go
// ConvolutionLayer creates a convolution layer
func (l *Builder) ConvolutionLayer(id int64, groupcount int32, w, dw, b, db *Tensor, pad, stride, dilation []int32) (conv *Layer, err error) {
    clayer, err := cnn.SetupBasic(l.h.Handler,
                                l.Fmt.TensorFormat,
                                l.Dtype.DataType,
                                l.Mtype.MathType,
                                groupcount,
                                w.Tensor, dw.Tensor, b.Tensor, db.Tensor,
                                l.Cmode.ConvolutionMode,
                                pad,
                                stride,
                                dilation)
    if err != nil {
        return nil, err
    }
    conv, err = createlayer(id, l.h, clayer)
    if err != nil {
        return nil, err
    }
    return conv, nil
}
```
B.2.3 Builder Method Convolution Weights

```go
// CreateConvolutionWeights creates the weights and
// delta weights of a convolution layer
func (l *Builder) CreateConvolutionWeights(dims []int32) (
    w, dw, b, db *Tensor, err error) {
    w, err = l.CreateTensor(dims)
    if err != nil {
        return nil, nil, nil, nil, err
    }
    dw, err = l.CreateTensor(dims)
    if err != nil {
        return nil, nil, nil, nil, err
    }
    b, err = l.CreateBiasTensor(dims)
    if err != nil {
        return nil, nil, nil, nil, err
    }
    db, err = l.CreateBiasTensor(dims)
    if err != nil {
        return nil, nil, nil, nil, err
    }
    return w, dw, b, db, nil
}
```
B.2.4 Builder Method Activation Layer

```go
// Activation creates an activation layer
func (l *Builder) Activation(id int64) (a *Layer, err error) {
    var act *activation.Layer
    aflg := l.AMode
    switch aflg {  
    case aflg.Leaky():
        act, err = activation.Leaky(l.h.Handler, l Dtype.DataType)
    case aflg.ClippedRelu():
        act, err = activation.ClippedRelu(l.h.Handler,  
                                       l Dtype.DataType)
    case aflg.Relu():
        act, err = activation.Relu(l.h.Handler, l Dtype.DataType)
    case aflg.Elu():
        act, err = activation.Elu(l.h.Handler, l Dtype.DataType)
    case aflg.Sigmoid():
        act, err = activation.Sigmoid(l.h.Handler, l Dtype.DataType)
    case aflg.Tanh():
        act, err = activation.Tanh(l.h.Handler, l Dtype.DataType)
    default:
        return nil, errors.New("AppendActivation:") +
        "Not supported Activation Layer")  
    }
    if err != nil {
        return nil, err
    }
    a, err = createlayer(id, l.h, act)
    return a, err
}```
B.3 Module Interface

```go
// Module is a wrapper around
// a neural network or set of operations
type Module interface {
    ID() int64
    Forward() error
    Backward() error
    FindOutputDims() ([] int32, error)
    Inference() error
    InitHiddenLayers() (err error)
    InitWorkspace() (err error)
    GetTensorX() (x *Tensor)
    GetTensorDX() (dx *Tensor)
    GetTensorY() (y *Tensor)
    GetTensorDY() (dy *Tensor)
    SetTensorX(x *Tensor)
    SetTensorDX(dx *Tensor)
    SetTensorY(y *Tensor)
    SetTensorDY(dy *Tensor)
}
```
B.3.1 VanillaModule

```go
// VanillaModule has a convolution and an activation

type VanillaModule struct {
    id     int64
    b      *Builder
    conv   *Layer
    act    *Layer
}

// Forward satisfies module interface
func (m *VanillaModule) Forward() error {
    err := m.conv.Forward()
    if err != nil {
        return err
    }
    return m.act.Forward()
}
```
B.3.2 ModuleNetwork

```go
// SimpleModuleNetwork is a simple module network
type SimpleModuleNetwork struct {
    id                int64
    Modules          []Module
    Output           *OutputModule
    Classifier       *ClassifierModule
    b                *Builder
}

// Forward performs the forward operation
// of the simple module network
// Forward satisfies the Module Interface.
func (m *SimpleModuleNetwork) Forward() (err error) {
    for _, mod := range m.Modules {
        err = mod.Forward()
        if err != nil {
            return err
        }
    }
    if m.Output != nil {
        err = m.Output.Forward()
        if err != nil {
            return err
        }
    }
    if m.Classifier != nil {
        return m.Classifier.PerformError()
    }
    return nil
}
```
C. GOCUDNN

C.1 Linking Cuda to Go

```go
package cuda

/*
#cgo LDFLAGS: -L/usr/local/cuda/lib64 -lcuda
#cgo CFLAGS: -I/usr/local/cuda/include/
*/

import "C"

C.2 NewModuleData

//NewModuleData takes a io.Reader and creates a Module with it.
func NewModuleData(r io.Reader) (*Module, error) {
    ptxbytes, err := ioutil.ReadAll(r)
    if err != nil {
        return nil, err
    }

    var mod C.CUmodule
    cptx := C.CString(string(ptxbytes))
    defer C.free((unsafe.Pointer)(cptx))
    err = status(C.cuModuleLoadData(&mod, (unsafe.Pointer)(cptx))).error("NewModuleData")
    return &Module{
        m: mod,
        loaded: true,
    }, err
}
```
C.3 Cuda Concat Kernel

```c
extern "C"
__global__ void ConcatNCHWEX(const int XThreads,
const int Batches,
const int DestBatchVol,
const int DestChannelOffset,
float *src,
const float alpha,
const int SrcBatchVol,
float *dest,
const float beta,
bool forward)
{
    for (int i=0;i<Batches;i++){
        GRID_AXIS_LOOP(idX , XThreads , x){
            int deststride = (i*DestBatchVol)+(DestChannelOffset+idX);
            int srcstride = (i*SrcBatchVol)+(idX);
            if (forward){
                dest[deststride]=src[srcstride]*alpha + dest[deststride]*beta;
            } else{
                src[srcstride]=dest[deststride]*alpha + src[srcstride]*beta;
            }
        }
    }
}
```
// MakeKernel makes a kernel.
// kname is the kernel's name that was written in cuda.
func MakeKernel(kname string, m *Module) (k *Kernel, err error) {
    var kern C.CUfunction
    if m.loaded == false {
        return nil, errors.New("MakeKernel: Module Not Loaded")
    }
    name := C.CString(kname)
    defer C.free((unsafe.Pointer)(name))
    err = status(C.cuModuleGetFunction(&kern, m.m, name)).error("MakeKernel")
    if err != nil {
        return nil, err
    }
    k = &Kernel{
        name: kname,
        m: m,
        f: kern,
    }
    // Give k to Go's Garbage Collector
    runtime.SetFinalizer(k, destroycudakernel)
    return k, nil
}
C.5  \( (k \ast \text{Kernel}) \text{ Launch()} \)

```go
//Launch will launch a kernel that’s been assigned to it.
func (k *Kernel) Launch(gx, gy, gz, bx, by, bz, 
shared uint32, stream gocu.Streamer, 
args ...interface{}) error {
    var shold unsafe.Pointer
    if stream != nil {
        shold = stream.Ptr()
    }
    cargs := makelaunchargs(len(args))
    err := k.ifacetounsaferesolve(args, cargs)
    if err != nil {
        return err
    }
    return status(C.cuLaunchKernel(k.f, 
C.uint(gx), C.uint(gy), C.uint(gz), 
C.uint(bx), C.uint(by), C.uint(bz), 
C.uint(shared), 
(C.CUstream)(shold), 
&cargs.args[0], C.voidpnull, 
)).error("(k \ast \text{Kernel}) \text{ Launch()}")
}
```
C.6 Concat Kernel Launch

```go
func (c *ConcatEx) op(h *Handle,
    srcs []*gocudnn.TensorD, srcsmem []cutil.Mem,
    alpha float64,
    dest *gocudnn.TensorD, destmem cutil.Mem,
    beta float64, forward bool) error {
    dfrmt, ddtype, ddims, _, _ := dest.Get()
    batches := ddims[0]
    destbatchvol := findvol(ddims[1:])
    var srcchanoffset int32

    for i := range srcs{
        srcdims := srcs[i].Dims()
        srcbatchvol := findvol(srdims[1:])
        a := float32(alpha)
        b := float32(beta)
        config := h.LaunchConfig(srcbatchvol)
        err = c.fp32.nchw.Launch(
            config.BlockCount, 1, 1, // grid parameters
            config.ThreadPerBlock, 1, 1, // block parameters
            0, c.streams[i], // shared memory, stream
            // rest are arguments
            config.Elements, batches,
            destbatchvol, srcchanoffset,
            srcsmem[i],
            a, srcbatchvol,
            destmem, b, forward)
        if err != nil {
            return err
        }
        srcchanoffset += srcbatchvol
    }
}
```
C.7 MallocManagedGlobalEx

```go
// MallocManagedGlobalEx allocates memory to device associated with w.
// If w is nil then it will behave like MallocManagedGlobal
func MallocManagedGlobalEx(w *gocu.Worker, mem cuutil.Mem, size uint) error {
    var err error
    if w != nil {
        err = w.Work(func() error {
            err = status(C.cudaMallocManaged(
                mem.DPtr(), C.size_t(size),
                C.cudaMemAttachGlobal)).error("MallocManagedGlobalEx")
            if err != nil {
                return err
            }
            return Memset(mem, 0, size)
        })
    } else {
        err = status(C.cudaMallocManaged(mem.DPtr(), C.size_t(size),
            C.cudaMemAttachGlobal)).error("MallocManagedGlobalEx")
        if err != nil {
            return err
        }
        err = Memset(mem, 0, size)
    }
    if err != nil {
        return err
    }
    // Put Go Garbage Collector in charge of CUDA memory.
    runtime.SetFinalizer(mem, devicefreemem)
    return nil
}
```
C.8 Copy Memory

```go
//Memcpy copies some memory from src to dest.
//If default is selected and if the system supports
//unified virtual addressing then the transfer is inferred.
func Memcpy(dest, src cuutil.Pointer, siset uint,
kind MemcpyKind) error {
    return status(C.cudaMemcpy(dest.Ptr(), src.Ptr(),
C.size_t(siset), kind.c()).error("Memcpy")
}
```
C.9 Interface io.Reader

```go
//Read satisfies the io.Reader interface
func (r *ReadWriter) Read(b []byte) (n int, err error) {
    if r.i >= r.size {
        r.Reset()
        return 0, io.EOF
    }
    if len(b) == 0 {
        return 0, nil
    }
    var size = r.size - r.i
    if uint(len(b)) < size {
        size = uint(len(b))
    }
    bwrap, _ := cuutil.WrapGoMem(b) //don’t need to check error,
    //because []byte is supported by function.
    if r.s != nil {
        err = cudartMemcpyAsync(bwrap, cuutil.Offset(r, r.i),
                                size, r.cpflg, r.s)
    } else {
        err = cudartMemcpy(bwrap, cuutil.Offset(r, r.i),
                            size, r.cpflg)
    }
    if err != nil {
        return 0, nil
    }
    r.i += size
    n = int(size)
    return n, nil
}
```
C.10 Interface io.Writer

```
// Write satisfies the io.Writer interface
func (r *ReadWriter) Write(b []byte) (n int, err error) {
    if r.i >= r.size {
        r.Reset()
        return 0, errors.New((r *ReadWriter) Write() " + Write Location Out of Memory")
    }
    if len(b) == 0 {
        return 0, nil
    }
    var size = r.size - r.i
    if uint(len(b)) < size {
        size = uint(len(b))
    }
    bwrap, _ := cuutil.WrapGoMem(b) // don't need to check error, because []byte is supported by function.
    if r.s != nil {
        err = cudart.MemcpyAsync(cuutil.Offset(r, r.i), bwrap, size, r.cpyflg, r.s)
    } else {
        err = cudart.Memcpy(cuutil.Offset(r, r.i), bwrap, size, r.cptflg)
    }
    r.i += size
    n = int(size)
    return n, err
}
```