A Simple Robust Active BMS for Lithium Ion Battery Stacks.

Thomas Conway

Abstract—A simple active battery management system for lithium ion battery stacks is described, that is robust and scalable. The architecture is based on an isolation unit consisting of a small equal turns ratio high isolation transformer with two diodes. One isolation unit is connected to each series connected cell in the battery stack and enables both accurate cell voltage monitoring and active cell balancing.

The output of the isolation unit is completely galvanically isolated and thus suitable for high voltage packs with stringent safety requirements such as automotive and industrial electrical vehicles.

Detailed measurements results are presented and a complete prototype for a LiFePO4 16s2p 2kWh battery module is constructed and its performance measured.

Index Terms—Battery Management System, Cell Balancing, Cell Isolation, Flyback Transformer, Lithium Ion Battery Stacks.

I. INTRODUCTION

Battery management systems (BMSs) for Lithium Ion Batteries (LIBs) are a key enabler for their application in a wide variety of products including electric vehicles[1]. For large battery packs in applications such as electric vehicles, two critical functions of the BMS system are 1: individual cell voltage monitoring and 2: individual cell energy balancing. High voltage packs require a large number of cells (typically in the 100’s) to be connected in series to achieve the required voltage level. Such a pack thus needs a large number of components in the BMS to monitor and balance each cell individually. Large numbers of components and their required interconnect can potentially result in reduced reliability. This work focuses on the requirement for simplicity and robustness as the key drivers in the BMS design.

A wide variety of battery management architectures have been reported in the literature [2],[3]. A main distinction has been made between passive systems which balance cells by removing energy from them and dissipating it as heat and active systems which can add energy to a cell, taking it from other cells[4][5], modules[6], the full pack or external sources[7].

The fly-back architecture[8] provides a very convenient method for individual battery balancing as it inherently provides an isolated DC voltage to DC current conversion that can be individually controlled for each cell. However, accurate cell voltage monitoring with the fly-back structure is potentially less accurate than the transformer technique of [9]. In this paper, a proposed method of accurate cell voltage monitoring within the fly-back structure is developed. The architecture in this paper achieves the dual functions of battery balancing and accurate cell voltage monitoring using a single transformer isolation unit per cell.

This paper is structured with a description of the proposed architecture in section II with the key development of accurate voltage measurement being developed in section II-A. The active cell balancing is described in section II-B. Prototype construction and measurements are presented in section III for both the individual cell interface units in section III-A and a full 16p2s LiFePO4 2 kWh battery module in section III-B. A detailed comparison table with other architectures from the literature is shown in section IV.

II. PROPOSED ARCHITECTURE

Fig. 1 shows the cell interface unit based on a small transformer to be used in a fly-back configuration. The lithium ion cell is connected to the cell port and the diode $D_1$ is reverse biased ensuring that no current is ever drawn from the cell through the unit.

Balancing is achieved by adding energy to the cell. While the diode forward drop reduces the efficiency of the transfer, the emphasis in this design is on robustness. A Schottky diode could be used if efficiency is of higher priority, but at the expense of increased reverse biased leakage particularly at higher temperatures. Many designs[8] use MOSFET switches to increase the efficiency of the transfer, but this is avoided here to limit the number of isolation boundaries in the design and prevent any possibility of external signals shorting the cell, either by error or through fault conditions.

The key requirement for any BMS system is accurate voltage monitoring of the cell voltage and for this reason a matching diode $D_2$, in close thermal contact with the diode $D_1$ is included in the cell interface unit. This addition diode allows for the voltage drop of the diode $D_1$ to be compensated for when operated in the measurement mode, on the basis that
the cell interface unit has both diodes at the same temperature. Voltage drop matching also requires that both diode carry the same current and this is arranged as described in section II-A.

Fig. 2 shows the proposed architecture for the BMS utilizing multiple cell interface units. A common supply line and a voltage sense line is connected to each unit with a separate drive wire to select which one to activate. Voltage monitoring is done in a serial manner, selecting one unit at a time, but any number of cell balancing operations can be complete in parallel. A sense resistor $R_S$ is used to measure the current in the transformer primaries during voltage monitoring operation, but can be bypassed when multiple transformers are activated during balancing.

![Proposed BMS architecture](image)

**Fig. 2.** Proposed BMS architecture.

**A. Cell Voltage Monitoring**

![Circuit model for cell voltage measurement operation](image)

**Fig. 3.** Circuit model for cell voltage measurement operation.

During the first phase of $T_1$ seconds, Fig. 4(a), the voltage source $V_R$ is switched across the transformer primary and the magnetizing and primary leakage inductor current rises to $I_0$ with

$$I_0 = \frac{T_1 V_R}{L_M + L_{LP}}. \quad (1)$$

The voltage source $V_R$ is switched out of the circuit and the circuit starts with the initial conditions:

$$I_{LM}(0) = I_0, \quad I_{LP}(0) = I_0 \quad (2)$$

As phase one ends, the circuit enters a transient phase as per Fig. 4(b). The voltage across the secondary of the transformer is complicated by the presence of the diode $D_1$ in the secondary side of the transformer and the circuit configuration for fly-back operation. The diode $D_1$ introduces a current dependent forward drop voltage that is sensitive to temperature. The presence of the diode $D_2$ in the cell interface unit, provides an identical diode which should be at the same temperature as $D_1$. However, their voltage drop will only be equal if they are carrying the same current. Thus during the measurement part of the cell monitoring operation, a bias current sink circuit draws a fixed current through the transformer primary and diode $D_2$ to allow for cancelling of the diode $D_1$ voltage drop.

The measurement operation proceeds by storing energy in the transformer during a first phase, and performing the voltage measurement during a second fly-back phase. There is a short transient phase in-between during which the leakage inductances redistribute currents. Fig. 4 shows the equivalent circuits during this sequence of operations.

![Sequence of equivalent circuits during voltage measurement operation](image)

**Fig. 4.** Sequence of equivalent circuits during voltage measurement operation.
is \( V_S = -V_C - V_{FD1} \) and the voltage across the primary of the transformer is \( V_P = -V_{ZD1} + V_R \), with \( V_{FD1} \) being the average forward drop voltage of diode D1 and \( V_{ZD1} \) being the zener diode breakdown voltage.

The transient phase ends with the leakage inductance current \( I_{LP} \) being equal to the measurement current \( I_M \). The second phase then proceeds with the leakage inductance current \( I_{LS} \) decaying from approximately \( I_0 - I_M \) to zero, and this current flowing through the cell.

![Fig. 5. Ideal waveforms during voltage measurements.](image)

A good quantitative approximation to the operation of the measurement can be achieved by assuming the leakage inductances \( L_S \) and \( L_P \) are sufficiently small that they can be ignored (and thus the transient phase is sufficiently short, as verified in section III-A). Fig. 5 shows the voltage and current waveforms in this case. The current \( I_0 \) is approximated as:

\[
I_0 \approx \frac{T_1 V_R}{L_M}.
\]  

(3)

Phase 2 begins with the primary current \( I_{LP} = I_M \) and the secondary current starting at \( I_0 - I_M \) due to the action of the bias current sink. The secondary voltage is \(-V_C - V_{FD1}(I_{LS}(t))\) and this phase proceeds for a time \( T_2 \) at which time the measurement voltage \( V_M(t) \) is sampled (denoted \( V_X = V_M(T_2) \)) to give:

\[
V_X = V_C + V_{FD1}(I_{LS}(T_2)) - V_{FD2}(I_M)
\]  

(4)

where \( V_{FD1}(I_{LS}(T_2)) \) and \( V_{FD2}(I_M) \) are the diode forward drop voltages of diodes D1 and D2, which are functions of their forward current and temperature. If the time \( T_2 \) is chosen such that \( I_{LS}(T_2) = I_M \) and both diodes are at the same temperature, then the measurement voltage \( V_X = V_C \) and the cell voltage is measured without error.

However the ideal sampling time value is a function of the cell voltage and thus the strategy employed in this paper is to choose the time \( T_2 \) such that the correct cell voltage is measured for the nominal cell voltage \( V_{C nom} \) and account for the measurement error when the cell voltage differs from the nominal value.

The actual current \( I_{LS}(T_2) \) can be calculated as:

\[
I_{LS}(T_2) = I_0 - I_M - \frac{1}{L_M} \int_0^{T_2} V_C + V_{FD1}(I_{LS}(t)) \, dt
\]  

(5)

Taking \( I_{LS}(0) = I_0 - I_M \), then applying the trapezoidal integration approximation

\[
I_{LS}(T_2) \approx I_0 - I_M - \frac{T_2}{L_M} \left[ V_C + \frac{V_{FD1}(I_0 - I_M) + V_{FD1}(I_{LS}(T_2))}{2} \right]
\]  

(6)

and the value of \( T_2 \) is chosen such that \( I_{LS}(T_2) = I_M \) when \( V_C = V_{C nom} \). Hence \( T_2 \) is chosen as

\[
T_2 = \frac{L_M(I_0 - 2I_M)}{V_{C nom} + \frac{V_{FD1}(I_0 - I_M) + V_{FD1}(I_M)}{2}}
\]  

(7)

Eliminating \( L_M \) by using eqn 3, and denoting \( \frac{1}{2}(V_{FD1}(I_0 - I_M) + V_{FD1}(I_M)) = \frac{V_{FDx}}{2} \), then

\[
T_2 = T_1 \frac{I_0 - 2I_M}{I_0} \left[ \frac{V_R}{V_{C nom} + \frac{V_{FDx}}{2}} \right]
\]  

(8)

With the value of \( T_2 \) chosen for nominal cell voltage \( V_{C nom} \) and with \( V_{FDx} \) evaluated at the nominal ambient temperature, the actual measured voltage at cell voltage \( V_C \) is then:

\[
V_X = V_C + V_{FD1}(I_{LS}(T_2)) - V_{FD2}(I_M)
\]  

(9)

With the ideal diode equation

\[
V_{FD}(I) = \frac{k \theta_T}{q} \ln \frac{I}{I_S}
\]  

(10)

where \( k \) is Boltzmann constant, \( \theta_T \) is the diode absolute temperature, \( q \) is the charge on the electron and \( I_S \) is the diode saturation current parameter, then with identical diodes:

\[
V_X = V_C + \frac{k \theta_T}{q} \ln \frac{I_{LS}(T_2)}{I_M}
\]  

(11)

and approximating

\[
I_{LS}(T_2) \approx I_0 - I_M - \frac{T_2}{L_M} \left[ V_C + \frac{V_{FDx}}{2} \right]
\]  

(12)

and with \( \frac{1}{2}(V_{FD1}(I_0 - I_M) + V_{FD1}(I_{LS}(T_2))) = \frac{V_{FDx}}{2} \), eliminating \( L_M \) by using eqn 3 and using eqn 8,

\[
V_X = V_C + \frac{k \theta_T}{q} \ln \left( 1 + \frac{(I_0 - 2I_M)}{I_M} \left[ \frac{\Delta V_C + \Delta V_D}{V_{C nom} + \frac{V_{FDx}}{2}} \right] \right)
\]  

(13)

where \( \Delta V_C = V_{C nom} - V_C \) and \( \Delta V_D = V_{FDx} - V_{FDy} \). The right hand term in eqn 13 is an error between the measured voltage and the actual cell voltage. This error is zero at the nominal cell voltage \( V_{C nom} \) under which condition both \( \Delta V_C \) and \( \Delta V_D \) are zero.
Note that selecting the measurement current $I_M$ equal to $I_0/2$ would result in the error term being zero, but would also require the value of $T_2$ to be zero from eqn 8, thus requiring sampling at the end of the transient phase, where some ringing is inevitably expected. In practice a value of $I_M$ of the order $I_0/4$ is used to allow sufficient time for any ringing to settle. However, this leaves the error term non-zero when the cell voltage differs from the nominal value. The error term in eqn. 13 can be numerically evaluated and is plotted in Fig. 6 as a function of the cell voltage and at a range of different temperatures using a nominal voltage of 3.4V. The error varies from -12mV to +15mV, but in a reasonably linear manner. Correcting the error with a gain and offset correction using a two point calibration at 25 deg C, results in an error below ±5mV over voltage and temperature in the figure. Gain and offset correction can also account for other systematic linear errors in the system such as leakage inductance, gains and offsets in the ADC and analogue front end electronics including the bias current sink. Measurements on a prototype design in section III confirm that an error level below ±10mV is feasible in practice. A small amount of energy is transferred to the cell during this measurement process, but with a voltage monitoring rate of 16 samples per second, an average charge current of about 4μA is supplied.

However not all this power is transferred to the cell. A significant portion is dissipated in the diode $D_1$ and there are also resistive losses in the transformer winding's. For example, with a diode drop of 0.7V and nominal cell voltage of 3.3V, then the efficiency cannot exceed 82.5%. In this paper, the requirements for the transformer are primarily driven by the requirement for accurate voltage monitoring and balancing efficiency is not the primary consideration[1].

Fig. 7. Construction of Prototype Cell Interface Units.

III. PROTOTYPE DESIGN AND VERIFICATION

A. Cell Interface Unit

A set of 16 cell interface units are constructed to verify the operation of the proposed techniques and the construction sequence is shown in Fig. 7 with the components used and measured parameters listed in table I. Two jointly wound winding’s of insulated 30 AWG wire are wound on a ferrite powder core and the two matched diodes (DO-201 packages) fit within the core in close thermal contact. The connections are wired up and the whole unit is molded in an epoxy compound for direct connection to the cell terminals. The core material is chosen for its low temperature variation and operated at low current to maintain linear operation during the voltage monitoring operation. Once assembled and and wired up with the battery management system electronics, a one time calibration of the monitor current using the sense resistor $R_s$ of Fig. 2, is done to set the current level $I_0$ to 100mA. The bias current sink level $I_M$ is set as 25mA for prototype system.

Fig 8 shows the measured primary current and measurement voltage waveforms for the prototype system with a cell voltage of 3.2V and shows the transient phase lasting for less than 1uS, allowing for accurate voltage measurements.

<table>
<thead>
<tr>
<th>Magnetic Core</th>
<th>T80-26B ferrite powder</th>
</tr>
</thead>
<tbody>
<tr>
<td>Dimensions</td>
<td>20.5mm OD, 12mm ID</td>
</tr>
<tr>
<td>$\mu_R$</td>
<td>9.8mΩ</td>
</tr>
<tr>
<td>Number Turns</td>
<td>65T 30 AWG wire</td>
</tr>
<tr>
<td>Magnetizing Inductance</td>
<td>290$\mu$H</td>
</tr>
<tr>
<td>Leakage Inductance</td>
<td>2.75$\mu$H</td>
</tr>
<tr>
<td>DC resistance</td>
<td>0.65Ω per winding</td>
</tr>
<tr>
<td>Diodes</td>
<td>2× IN5404</td>
</tr>
</tbody>
</table>
Fig. 8. Transformer primary current $I(RS)$ and measurement voltage $Vm$ waveforms for the prototype system.

To evaluate the accuracy of the voltage measurements, the 16 prototype cell interface units and prototype system were calibrated at two points (2.2V and 4.2V) at 25 deg C. The BMS system reported voltage was then measured over the input voltage range of 2.2V to 4.2V and with the cell interface units at 0, 25 and 50 deg C. Fig. 9 shows the resulting data with a total measurement error within $\pm 10mV$ over the temperature and voltage range and even better over the LiFePO4 operation window of 2.8V to 3.6V, thus confirming the suitability of the system for individual cell monitoring. Note that for a different cell chemistry, the design could be centered around a higher nominal voltage.

![Graph showing voltage measurement accuracy](image)

**Fig. 9. Voltage Measurement accuracy for 8 units over voltage and temperature (0 deg C to 50 deg C).**

The balancing efficiency of the cell interface unit was measured with a 12V auxiliary supply supplying a charge current to a 3.35V reference test load. The resulting efficiency in terms of supplied power to the cell divided by the power drawn from the auxiliary supply is shown in Fig. 10. The measured average cell current was readily variable from 50mA to 500mA and with efficiency dropping from over 60% at low currents towards 40% at 500mA. The efficiency was limited by the forward drop voltage of the silicon diode D1 and the resistive losses of the transformer winding’s. The range of currents supported is sufficient for large (up to 100Ah) battery pack in electric vehicle applications where cells tend to be well matched and regularly balanced[1].

![Graph showing balancing efficiency](image)

**Fig. 10. Measured Efficiency of balancing efficiency versus cell balance current.**

### B. Battery Module

To demonstrate the usage of the cell interface unit, a prototype battery module is constructed. The battery module uses a stack of 16 series connected 2 parallel 20 Ah lithium iron phosphate (LiFePO4) cells. Fig. 11 shows a photo of the prototype 2 kWh battery module consisting of 32 LiFePO4 20 Ah cells, connected in a 16s2p configuration. Each parallel cell pair has a single cell interface unit mounted directly on its terminals with its wiring being brought outside the module enclosure to a BMS circuit board outside. A key advantage of the architecture is that the wiring from each cell interface unit coming outside the enclosure is completely galvanically isolated from the cell voltages. This provides a significant safety advantage and allows the BMS circuit board to be modified or replaced without high voltage precautions. For example, in an automotive application, a faulty BMS circuit board could be replaced by a technician without the need to open the battery module and expose high voltages. The BMS circuit is accessed and controlled through a CAN bus and is supplied with 12V auxiliary supply. Scaling is supported by adding additional modules in series and connecting the 12V auxiliary supply to each in parallel and adding them to the CAN bus.

The functional operation of the developed BMS with the prototype module is shown in Fig. 12. In this operation the module was charged from 75% state of charge (SoC) to 100% SoC with a constant current of 2.5A until any cell reached the terminal voltage of 3.45V. At that point, the constant current charger was disconnected and a balancing operation was started. Each cell with a voltage less than 3.45V was simultaneously charged with a 250mA current until it reached the 3.45V level. This operation required about 40 minutes to complete and illustrates the correct functioning of the prototype system, including its ability to monitor the cell voltages accurately as well as perform active balancing.
Table II: Comparison with other BMS’s from the literature. Note: Components are; T Transformer, M MOSFET (and driver), D diode, Z Zener diode, R Resistor and C Capacitor. Wiring is: HV BMS wiring is at the battery stack potential, LV BMS wiring is at the low voltage isolated supply potential.

<table>
<thead>
<tr>
<th>Ref</th>
<th>Topology</th>
<th>Isolation per Cell</th>
<th>Per Cell Components</th>
<th>Balance Current</th>
<th>Balancing Efficiency</th>
<th>Voltage Monitoring</th>
<th>Voltage Accuracy</th>
<th>Module Wiring</th>
</tr>
</thead>
<tbody>
<tr>
<td>[8]</td>
<td>Multi-Transformer</td>
<td>Non Isolated</td>
<td>1T 1D 2M</td>
<td>2A</td>
<td>83%</td>
<td>External ADC</td>
<td>HV</td>
<td>(for ADC)</td>
</tr>
<tr>
<td>[10]</td>
<td>Switched Capacitor</td>
<td>Non Isolated</td>
<td>IC 2M</td>
<td>≈ 0.5A</td>
<td>High</td>
<td>None</td>
<td>HV</td>
<td></td>
</tr>
<tr>
<td>[11]</td>
<td>Switch-Matrix Serial Balance</td>
<td>Non Isolated</td>
<td>2M</td>
<td>0.2A</td>
<td>80.4%</td>
<td>External ADC</td>
<td>HV</td>
<td></td>
</tr>
<tr>
<td>[6]</td>
<td>Switch-Matrix Modular Balance</td>
<td>Non Isolated</td>
<td>2M</td>
<td>2A</td>
<td>82%</td>
<td>LTC6802</td>
<td>±8mV</td>
<td>HV</td>
</tr>
<tr>
<td>[12]</td>
<td>Resistor Passive Balance</td>
<td>Non Isolated</td>
<td>$\frac{1}{2} \times$</td>
<td>LTC6813</td>
<td>0.1A</td>
<td>0%</td>
<td>±4.2mV</td>
<td>HV</td>
</tr>
<tr>
<td>[9]</td>
<td>Multi-Transformer</td>
<td>1 Transformer</td>
<td>1T 1M 1D</td>
<td>50mA</td>
<td>64% to 40%</td>
<td>Yes</td>
<td>±10mV</td>
<td>LV</td>
</tr>
<tr>
<td>This Work</td>
<td>Multi-Transformer Monitor AND Balance</td>
<td>1 Transformer</td>
<td>1T 2D 1Z 1M</td>
<td>50mA to 0.5A</td>
<td>64% to 40%</td>
<td>Yes</td>
<td>±10mV</td>
<td>LV</td>
</tr>
</tbody>
</table>

Fig. 11. 16s2p × 20 Ah LiFePO4 cells 2 kWh battery module with 16 cell interface units and proposed battery management system.

IV. Conclusions and Comparison with other Architectures

The proposed architecture is shown to effectively perform the two key per cell functions of voltage monitoring and cell balancing required for a complete BMS. These functions are achieved with an cell interface unit on the cell terminals that provides complete galvanic isolation for the BMS wiring within the battery module enclosure. Table II lists a range of different architectures from the literature under a number of important system headings. The active balancing schemes focus on the balancing and its efficiency and either do not consider the voltage monitoring function or require a separate monitoring system to be implemented. The passive balancing schemes perform both functions, but require wiring directly from the cell terminals to a balancing board making at least part of the board operate at the battery voltage, often requiring fuses per cell for safety, requiring isolation for the circuit board outputs and making assembly, repair or replacement of boards a difficult task, especially in high voltage systems like electric vehicles. Only the proposed scheme achieved both the functions required, but providing full isolation with only low voltage wiring.

References


